

# OCTAL T1/E1 SHORT HAUL LINE INTERFACE UNIT


## FEATURES

- Fully integrated octal T1/E1 short haul line interface which supports 100WT1 twisted pair, 120W E1 twisted pair and 75W E1 coaxial applications
- Selectable single rail or dual rail mode and AMI or HDB3/B8ZS line encoder/decoder
- Built-in transmit pre-equalization meets G.703 & T1.102

FUNCTIONAL BLOCK DIAGRAM

- Selectable transmit/receive jitter attenuator meets ETSI CTR12/ 13, ITU G.736, G.742, G.823 and AT&T Pub 62411 specifications
- SONET/SDH optimized jitter attenuator meets ITU G.783 mapping jitter specification
- Digital/analog LOS detector meets ITU G.775, ETS 300 233 and T1.231

- ITU G.772 non-intrusive monitoring for in-service testing for any one of channel1 to channel7
- Low impedance transmit drivers with tri-state
- Selectable hardware and parallel/serial host interface
- Local, remote and inband loopback test functions
- Hitless Protection Switching (HPS) for 1 to 1 protection without relays
- JTAG boundary scan for board test
- ♦ 3.3V supply with 5V tolerant I/O
- Low power consumption
- Operating Temperature Range: -40°C to +85°C
- Available in 144-pin Thin Quad Flat Pack (TQFP\_144\_DA) and 160-pin Plastic Ball Grid Array (PBGA) packages



## Figure - 1. Block Diagram

The IDT logo is a registered trademark of Integrated Device Technology, Inc.
INDUSTRIAL TEMPERATURE RANGES

## **JANUARY 2003**

## **DESCRIPTION:**

The IDT82V2048 is a single chip, 8-channel T1/E1 short haul PCM transceiver with a reference clock of 1.544MHz (T1) or 2.048MHz (E1). It contains 8 transmitters and 8 receivers.


Both the receivers and transmitters can be programmed to work either in single rail mode or dual rail mode. AMI or HDB3/B8ZS encoder/ decoder is selectable in single rail mode. Pre-encoded transmit data in NRZ format can be accepted when the device is configured in dual rail mode. The receivers perform clock and data recovery by using integrated digital phase-locked loop. As an option, the raw sliced data (no retiming) can be output on the receive data pins. Transmit equalization is implemented with low-impedance output drivers that provide shaped waveforms to the transformer, guaranteeing template conformance.

A jitter attenuator is integrated in the IDT82V2048 and can be switched into either the transmit path or the receive path for all channels. The jitter attenuation performance meets ETSI CTR12/13, ITU G.736, G.742, G.823, and AT&T Pub 62411 specifications.

The IDT82V2048 offers hardware control mode and software control mode. Software control mode works with either serial host interface or parallel host interface. The latter works via an Intel/Motorola compatible 8-bit parallel interface for both multiplexed or non-multiplexed applications. Hardware control mode uses multiplexed pins to select different operation modes when the host interface is not available to the device.

The IDT82V2048 also provides loopback and JTAG boundary scan testing functions. Using the integrated monitoring function, the IDT82V2048 can be configured as a 7-channel transceiver with non-intrusive protected monitoring points.

The IDT82V2048 can be used for SDH/SONET multiplexers, central office or PBX, digital access cross connects, digital radio base stations, remote wireless modules and microwave transmission systems.



## **PIN CONFIGURATIONS**

Figure - 2a. TQFP Package Pin Assignment

# **PIN CONFIGURATIONS (CONTINUED)**




Figure - 2b. PBGA160 Package Pin Assignment

## **PIN DESCRIPTION**

-

Name	Type	Pin No.		Description
Name	Туре	QFP144	BGA160	Description
		-		Transmit and Receive Line Interface
TTIP0		45	N5	TTIPn/TRINGn: Transmit Bipolar Tip/Ring for Channel 0~7
TTIP1		52	L5	These pins are the differential line driver outputs. They will be in high impedance state if pin OE
TTIP2		57	L10	is low or the corresponding pin TCLKn is low (pin OE is globe control, while pin TCLKn is per-
TTIP3		64	N10	channel control). In host mode, each pin can be in high impedance state by programming a "1" to
TTIP4		117	B10	the corresponding bit in Register <b>OE</b> <sup>1</sup> .
TTIP5		124	D10	
TTIP6		129	D5	
TTIP7	Analog	136	B5	
	Output			
TRING0		46	P5	
TRING1		51	M5	
TRING2		58	M10	
TRING3		63	P10	
TRING4		118	A10	
TRING5		123	C10	
TRING6		130	C5	
TRING7		135	A5	
RTIP0		48	P7	RTIPn/RRINGn: Receive Bipolar Tip/Ring for Channel 0~7
RTIP1		55	M7	These pins are the differential line receiver inputs.
RTIP2		60	M8	
RTIP3		67	P8	
RTIP4		120	A8	
RTIP5		127	C8	
RTIP6	Analog	132	C7	
RTIP7	Input	139	A7	
DBILLOO			N-	
RRING0		49	N7	
RRING1		54	L7	
RRING2		61	L8	
RRING3		66	N8	
RRING4		121	B8	
RRING5		126	D8	
RRING6		133	D7	
RRING7		138	B7	

<sup>1</sup> Register name is indicated by bold capital letter. **OE**: Output Enable Register.

	-	Pin	No.	Description					
Name	Туре		<b>BGA160</b>			De	escription		
TD0/TDP0		37	N2	TDn: Transmit Da	ta for Channel 0	~7			
TD1/TDP1		30	L2		When the device is in Single Rail Mode, the NRZ data to be transmitted is input on this pin. Data on				
TD2/TDP2		80	L13	TDn is sampled ir	nto the device on	falling edge	es of TCLKn, and encoded by AMI	or HDB3/B8ZS line	
TD3/TDP3		73	N13	code rules before l	being transmitted	to the line.			
TD4/TDP4		108	B13						
TD5/TDP5		101	D13	BPVIn: Bipolar Vi					
TD6/TDP6		8	D2				Rail Mode 2 (see table-1) with AM		
TD7/TDP7	1	1	B2	high transition on t previous pulse, an			ic one to be transmitted on TDn the store testing.	same polarity as the	
BPVI0/TDN0		38	N3						
BPVI1/TDN1		31	L3	TDPn/TDNn: Posi					
BPVI2/TDN2		79	L12				data to be transmitted for positive/ne		
BPVI3/TDN3		72	N12			e active high	and sampled on falling edge of TCL	Kn. The line code in	
BPVI4/TDN4		109	B12	dual rail mode is a					
BPVI5/TDN5		102	D12		TDPn	TDNn	Output Pulse		
BPVI6/TDN6		7	D3		0	0	Space		
BPVI7/TDN7		144	B3		0	1	Negative Pulse		
					1	0	Positive Pulse		
	ļ				1	1	Space		
TCLK0 TCLK1 TCLK2 TCLK3 TCLK4 TCLK5 TCLK6 TCLK7		36 29 81 74 107 100 9 2	N1 L1 L14 B14 D14 D1 B1	transmit data at TE Pulling TCLKn hig One (TAO) state ( reference. If TCLKn is Low, ports become high Different combinat follows:	MHz (for T1 mod Dn/TDPn or TDNn h for more than 1 when MCLK is cl the corresponding impedance. ions of TCLKn ar	de) or 2.048 is sampled 6 MCLK cyc ocked). In T. g transmit ch	MHz (for E1 mode) for transmit is ir into the device on falling edge of TC cles, the corresponding transmitter is AO state, the TAO generator adopts nannel is set into power down state sult in different transmit mode. It is	LKn. s set in Transmit All s MCLK as the time , while driver output	
				MCLK	TCLKn		Transmitter Mode		
	-			Clocked	Clocked	Normal ope		P	
					ligh (≥ 16 MCLK)	correspond	All One (TAO) signals to the ling transmit channel.		
					<u>ow (≥ 64 MCLK)</u>		ding transmit channel is set into pow	er down state.	
				High/Low T	CLK1 is clocked		locked Normal operation		
						TCLKn is h			
						(≥ 16 TCL			
						TCLKn is lo $(\geq 64 \text{ TCL})$		nannel is set into	
				The receive path is not affected by the status of TCLK1. When MCLK is high, all receive paths just slice the incoming data stream.					
						IMCLK is hi	igh, all receive paths just slice the ind		
								coming data stream.	
				High/Low	TCLK1 is not	When MCL	K is low, all the receive paths are po	coming data stream. wered down.	
			•	High/Low	TCLK1 is not available	When MCL		coming data stream. wered down.	

RD/RDP         O         400         P2         RD: Receive Data for Channel 0-7           RD/RDP1         33         M2         in Single Rail Mode, the received NRZ data is output on this pin. The data is decoded by AMI or RD2/RDP2           RD3/RDP3         70         P13         HD3/B82S line code rule.           RD3/RDP3         70         P13         HD3/B82S line code rule.           RD3/RDP5         111         A13         CV: Code Violation for Channel 0-7           RD5/RDP5         104         C13         In Single Rail Mode, the bipolar violation, code violation and excessive zeros will be reported by driving pin CVn to high level for a full clock cycle. However, only bipolar violation is indicated when AMI doe with out clock recovery, these pins output the NRZ data. A high signal on RDPn transitive of a negative pulse on RTIP/RRINO.           CV0/RDN0         41         P3         RDPn/RDNn: Positive/Negative Receive Data for Channel 0-7           CV/JRDN1         134         M3         In Dual Rail Mode with clock recovery, these pins output the NRZ data. A high signal on RDPn rule receive for a negative pulse on RTIP/RRINO.           CV/JRDN1         124         The output data at RDn or RDPn/RDNn.         RCLKE in High, RDPn/RRING.           CV/JRDN5         105         C12         The index with out clock recovery, these pins output the raw RZ sliced data. In this data recovery mode, the active point of RDPn/RDNn in setims to RDN.           CV/	Nama	Turne	Pin	No.	Description		
RD1(RDP1       33       M2       In Single Rail Mode, the received NRZ data is output on this pin. The data is decoded by AMI or RD2(RDP2         RD3(RDP3       Tristate       77       M13       M28       In Single Rail Mode, the bipolar violation, code violation and excessive zeros will be reported by driving pin CVn to high level for a full clock cycle. However, only bipolar violation is indicated when AMI decoder is selected.         RD3(RDP6       5       C2       C3       M2       RDP/RDM: Positive/Negative Receive Data for Channel 0-7         CV0/RDN0       41       P3       RDP/RDM: Positive/Negative Receive Data for Channel 0-7       C0       CV// RDN1       34         CV3/RDN1       41       P3       RDP/RDM: Positive/Negative Receive Data for Channel 0-7       CV// RDN1       CV       RDP/RDM: Positive/Negative Receive Data for Channel 0-7         CV// RDN1       34       M11       In Datal Rail Mode with clock recovery, these pins output the NRZ data. A high signal on RDN indicates the receive of a negative pulse on RTIP//RRN6.       C4       C1       In Jual Rail Mode withou clock recovery, these pins output the raw RZ sliced data. In this data recovery mode, the active polarity of RDP/nRDN is active low.       RD// RDN// R	Name	Туре	QFP144		Description		
RD2/RDP2         Tri-state         T7         M13         HDB3/B82S line code rule.           RD3/RDP3         T70         P13         CVn: Code Violation for Channel 0-7           RD5/RDP5         104         C13         In Single Rail Mode, the bipolar violation, code violation and excessive zeros will be reported by driving RD5/RDP5           RD5/RDP5         104         C13         In Single Rail Mode, the bipolar violation, code violation and excessive zeros will be reported by driving RD5/RDP5           RD7/RDN7         142         A2         RD5/RDP5         RD7/RDN1: Positive/Negative Receive Data for Channel 0-7           CV0/RDN0         411         P3         RD7/RDN1: Positive/Negative Receive Data for Channel 0-7           CV0/RDN1         34         M3         In Dual Rail Mode with clock recovery, these pins output the RIZ data. A high signal on RDPn Indicates the receipt of a pasitive pulse on RTIP/n/RIN6 will ea high signal on RDN indicates the receive to a resolvery, these pins output the raw RZ sticed data. In this data receiveRN03           CV3/RDN3         105         C12         In Light evel, or valid on the rsing edges of RCLK when CLKE is Low.           CV4/RDN4         112         In Clock recovery mode, the active polarity of RDF/nRDNn is determined by pin CLKE. When pin CLKE is Low.           CV7/RDN7         141         A3         recover mode, this pin outputs the recovered clock from signal receiver anowall either remain active orinser date with ing Loke		0					
RD3/RDP3       70       P13       C/m: Code Violation for Channel 0-7         RD4/RDP4       111       A13       C/m: Code Violation for Channel 0-7         RD6/RDP5       104       C13       In Single Rail Mode, the bipolar violation, code violation and excessive zeros will be reported by driving pin C/h to high level for a full clock cycle. However, only bipolar violation is indicated when AMI RD/RDP7         RD6/RDP6       5       C2       In Dual Rail Mode with clock recovery, these pins output the NR2 data. A high signal on RDP indicates the receipt of a positive pulse on RTIPn/RRINGn while a high signal on RDN indicates the receipt of a negative pulse on RTIPn/RRINGn.         CV3/RDN1       76       M12       The output data at RD or RDPn/RDNn are valid on the failing edges of RCLK when the CLKE inputs         CV3/RDN3       69       F12       receipt of a negative pulse on RTIPn/RRINGn.       CLKE inputs         CV3/RDN4       112       A12       The output data at RD or RDPn/RDNn are valid on the failing edges of RCLK when the CLKE is Low.         CV5/RDN6       4       C3       In Dual Rail Mode without clock recovery. these pins output he raw RZ sliced data. In this data are receipt of a negative or inset alarm indicates the receipt of a negative polse on RDPn/RDNn is active high.       RDn receipt of a negative or inset alarm indication signal (AlS) into the receive palt, determined by th ASE in register GCF (Global Configuration register).       RDn receive Clock for Channel 0-7         RCLK0       0       39							
RD4R0P4       111       A13       CV: Code Violation for Channel 0-7         RD5/R0P5       104       C13       In Single Rail Mode, the bipolar violation, code violation and excessive zeros will be reported by driving RD5/R0P7         RD7/R0P7       142       A2       decoder is selected.         CV0/RDN0       41       P3       RD7/RDN: Positive/Negative Receive Data for Channel 0-7         CV0/RDN1       34       M3       In Dala Rail Mode with clock recovery, these pins output the NRZ data. A high signal on RDPn indicates the receipt of a positive pulse on RTIPn/RRINGn while a high signal on RDNn indicates the receipt of a negative pulse on RTIPn/RRINGn.         CV3/RDN3       69       P12       indicates the receipt of a positive pulse on RTIPn/RRINGn.         CV4/RDN4       112       In Ual Rail Mode withot clock recovery, these pins output the NRZ data. A high signal on RDNn indicates the receipt of a negative pulse on RTIPn/RRINGn.         CV4/RDN4       112       In Dala Rail Mode without clock recovery, these pins output the NRZ data. In this data clock (CV4/RDN are vaiid on the falling edges of RCLK when CLKE is Low.         CV6/RDN6       4       C3       In Dala Rail Mode, the active polarity of RDP/RDNn will enait active during LOS.         CV4/RDN7       141       A3       recovery mode, file split of RDP/RDNn will remin active during LOS.       In Asing are split evel (Sola Configuration register).         RDLA       71       RCLKn: Rec		Tri-state			HDB3/B8ZS line code rule.		
RD5RDP5         104         C13         In Single Rail Mode, the bipolar violation, and excessive zeros will be reported by driving pin CVn to high level for a full clock cycle. However, only bipolar violation is indicated when AMI RD7RDP7           CV0/RDN0         41         P3         RDPn/RDNn: Positive/Negative Receive Data for Channel 0-7           CV1/RDN1         34         M3         M3         M3           CV2/RDN2         76         M12         In Dual Rail Mode with dock recovery, these pins output the NRZ data. A high signal on RDPn indicates the receipt of a negative pulse on RTIPn/RRINGn.           CV3/RDN3         669         P12         receipt of a negative pulse on RTIPn/RRINGn.           CV4/RDN4         112         A12         The output data at RDn or RDPn/RDNn are valid on the falling edges of RCLK when the CLKE input is CV5/RDN5           CV5/RDN6         4         C3         In Dual Rail Mode without clock recovery, these pins output the raw RZ sliced data. In this data recovery mode, the active polarity of RDPn/RDNn is active high. In hardware mode, RDn or RDPn/RDNn is active high. RDPn/RDNn is active high. In hardware mode, RDn or RDPn/RDNn is set into high impedance when the corresponding receiver is power down.           RCLK0         0         39         P1         RCLKn: Receive Clock for Channel 0-7           RCLK1         0         39         P1         RCLKn: Receive Clock for channel 0-7           RCLK1         0         39         P							
RD6/RDP6         5         C2         pin CVn to high level for a full clock cycle. However, only bipolar violation is indicated when AMI decoder is selected.           CV0/RDN0         41         P3         RDP/RDPn: Positive/Negative Receive Data for Channel 0-7           CV0/RDN1         34         In Dual Rail Mode with clock recovery, these pins output the NRZ data. A high signal on RDPn indicates the receipt of a negative pulse on RTIPn/RRINGn.           CV3/RDN3         69         P12         indicates the receipt of a negative pulse on RTIPn/RRINGn.           CV3/RDN4         112         A1         The output data at RDn or RDP/nRDNn are valid on the falling edges of RCLK when the CLKE input is cv3/RDN5           CV3/RDN5         C12         in High level, or valid on the rising edges of RCLK when CLKE is Low.           CV5/RDN6         4         C3         In Dual Rail Mode without clock recovery, these pins output the raw RZ sliced data. In this data recovery mode, the active polarity of RDP/nRDNn is determined by pin CLKE is Low.           RDLK0         0         39         P1         In clock recovery mode, this pin outputs the recoiver dlock from signal receiver down.           RCLK1         0         39         P1         In clock recovery mode, this pin outputs the recovered clock from signal received on RTIPn/RRINGn.           RCLK4         10         A14         In data recovery mode, RLK1 in the CLKL is high.         The received data are clocked out of the device on							
RD7/RDP7       142       A2       decoder is selected.         CV0/RDN0       41       P3       RDPr/RDN1: Positive/Negative Receive Data for Channel 0-7         CV1/RDN1       34       M3       In Dual Rail Mode with clock recovery, these pins output the NRZ data. A high signal on RDPn indicates the receipt of a positive pulse on RTIPn/RRINGn while a high signal on RDN indicates the receipt of a negative pulse on RTIPn/RRINGn while a high signal on RDN indicates the receipt of a negative pulse on RTIPn/RRINGn while a high signal on RDN indicates the receive of a negative pulse on RTIPn/RRINGn while a high signal on RDN indicates the receive of a negative pulse on RTIPn/RRINGn while a high signal on RDN indicates the receive of a negative pulse on RTIPn/RRINGn while a high receiver pulse on RTIPn/RRINGn is determined by pin CLKE When the CLKE is Low.         CV6/RDN6       4       C3       In Dual Rail Mode without clock recovery, these pins output be raw RZ sliced data. In this data recovery mode, the active polarity of RDPn/RDNn is active lom.         CV5/RDN7       141       A3       recovery mode, this pin outputs the recovered clock from signal (AIS) into the receive path, determined by bit AISE in register GCF (Global Configuration register).         RCLK0       0       39       P1       RCLKn: Receive Clock for Channel 0-7         RCLK1       Tri-state       78       M14       In clock recovery mode, this pin outputs the recovered clock from signal receive on RTIPn/RRINGn.         RCLK3       103       C14       RDPn and RDNn. the clock is recovered from the signal							
CV0/RDN0         41         P3         RDPn/RDNn: Positive/Negative Receive Data for Channel 0-7           CV1/RDN1         34         M3         In Dual Rail Mode with clock recovery, these pins output the NRZ data. A high signal on RDPn indicates the receipt of a positive pulse on RTIPn/RRINGn while a high signal on RDNn indicates the receipt of a negative pulse on RTIPn/RRINGn.           CV3/RDN3         69         P12         The output data at RDn or RDPn/RDNn are valid on the faling edges of RCLK when the CLKE is tow.           CV5/RDN5         C15         C12         In High level, or valid on the rising edges of RCLK when CLKE is tow.           CV5/RDN7         141         A3         recovery mode, the active polarity of RDPn/RDNn is active high.         In hard alwode without clock recovery. Itemes pins output the raw RZ sliced data. In this data recovery mode, the active polarity of RDPn/RDNn is active high.         In hard ware mode, RDn or RDPn/RDNn is detimed by pin CLKE. When pin CLKE is Low.           RV1/RDN7         141         A3         recovery mode, RDn or RDPn/RDNn is active high.         In hardware mode, RDn or RDPn/RDNn is active high.         In hardware mode, RDn or RDPn/RDNn is active high.         In hardware mode, RDn or RDPn/RDNn is active high.           RCLK0         0         39         P1         RCLKr. Receive Clock for Channel 0-7         In clock recovery mode, this pin outputs the recovered clock from signal receiver an RTIPn/RRINGn.           RCLK2         Tri-state         78         M14			-				
CV1/RDN1         34         M3         In Dual Rail Mode with Jock recovery, these pins output the NRZ data. A high signal on RDPn (V2/RDN3           CV2/RDN3         69         P12         receipt of a negative pulse on RTIP/RRINGn while a high signal on RDPn indicates the receipt of a negative pulse on RTIP/RRINGn.           CV4/RDN4         112         A12         The output data at RDn or RDPn/RDNn are valid on the falling edges of RCLK when the CLKE input is CV5/RDN5           CV5/RDN5         C12         The output data at RDn or RDPn/RDNn are valid on the rising edges of RCLK when the CLKE is Low. (V6/RDN6         4         C3           CV7/RDN7         141         A3         Recivery mode, the active polarity of RDPn/RDNn is active fault in register GCF (Global Configuration register).         Rob or RDPn/RDNn is active fault in register GCF (Global Configuration register).           RCLK0         O         39         P1         RCLKn: Receive Clock for Channel 0-7           RCLK3         Tri-state         78         M11         In clock recovery mode, fils pin outputs the recovered clock from signal received on RTIP/RRINGN.           RCLK4         110         A14         RDF or RDPn/RDNn is active fault         Receive Clock for Channel 0-7           RCLK3         71         P14         RCLKn: Receive Clock for Channel 0-7         In clock recovery mode, RCLKn is the output of an internal exclusive OR (XOR) which is connected with RCLK5         RCLKn         RCLKn <td>RD7/RDP7</td> <td></td> <td>142</td> <td>A2</td> <td>aecoder is selected.</td>	RD7/RDP7		142	A2	aecoder is selected.		
CV2/RDN2         76         M12         indicates the receipt of a positive pulse on RTIPn/RRING.         while a high signal on RDN indicates the CV3/RDN3           CV4/RDN4         112         A12         The output data at RD or RDPn/RDN are valid on the falling edges of RCLK when the CLKE input is CV5/RDN5           CV6/RDN5         105         C12         in High level, or valid on the rising edges of RCLK when the CLKE is Low.           CV6/RDN6         4         C3         in Dual Rail Mode without clock recovery, these pins output the raw RZ sliced data. In this data recovery mode, the active polarity of RDP/n/RDN is active high.           CV7/RDN7         141         A3         Recovery mode, the active polarity of RDP/n/RDN is determined by pin CLKE. When pin CLKE is Low, RDPn/RDN is active low. When pin CLKE is High, RDPn/RDN is active high.           NDPn/RDN is active low.         RDPn/RDN is active during LOS. In host mode, these pins will either remain active or insert alarm indication signal (AIS) into the received on RTIPn/RRINGN.           RCLK0         0         39         P1         RCLKn: Receive Clock for Channel 0-7           RCLK1         1         10         RCLKn: Receive Clock for Channel 0-7         In clock recovery mode, RCLK is the output of an internal exclusive OR (XOR) which is connected with RCLK5           RCLK3         71         P14         In data recovery mode, RCLK is the output of an internal exclusive OR (XOR) which is connected with RCLK6         6           R	CV0/RDN0		41	P3	RDPn/RDNn: Positive/Negative Receive Data for Channel 0~7		
CV3/RDN3         69         P12         receipt of a negative pulse on RTIP/n/RRINGn.           CV4/RDN4         112         A12         The output data at RDn or RDPn/RDNn are valid on the falling edges of RCLK when the CLKE in Low.           CV5/RDN5         105         C12         in High level, or valid on the rising edges of RCLK when CLKE is Low.           CV6/RDN6         4         C3         in Dual Rail Mode without clock recovery, these pins output he raw RZ sliced data. In this data recovery mode, the active polarity of RDPn/RDNn is determined by pin CLKE. When pin CLKE is Low, RDPn/RDNn is active low. When pin CLKE is High, RDPn/RDNn is active low.           RDPn/RDN1 is active low. When pin CLKE is High, RDPn/RDNn is active how.         RDPn/RDNn is active low. When pin CLKE is High, RDPn/RDNn is active low.           RCLK0         0         39         P1         RCLK1: Receive Clock for Channel 0-7           RCLK3         Tri-state         78         M14         In clock recovery mode, RLK1 is the output of an internal exclusive OR (XOR) which is connected with RCLK5           RCLK3         T11         P14         RCLK1 is clock is recovered from the signal on RCLKn is connected with RCLK1 is the output of an internal exclusive OR (XOR) which is connected with RCLK5           RCLK5         103         C14         RDN and RDNn. The clock is recovered from the signal on RCLKn externally.           RCLK6         6         C1         If trade supplied to this pin as the clock referenc	CV1/RDN1		34	M3	In Dual Rail Mode with clock recovery, these pins output the NRZ data. A high signal on RDPn		
CV4/RDN4       112       A12       The output data at RDn or RDPn/RDNn are valid on the falling edges of RCLK when the CLKE input is         CV5/RDN5       4       C12       in High level, or valid on the rising edges of RCLK when CLKE is Low.         CV6/RDN7       141       A3       recovery mode, the active polarity of RDPn/RDNn is determined by pin CLKE. When pin CLKE is Low, RDPn/RDNn is active low. When pin CLKE is High, RDPn/RDn is active high.         In hardware mode, RDn or RDPn/RDNn will remain active during LOS. In host mode, these pins will either remain active or insert alarm indication signal (AIS) into the receive path, determined by bit AISE in register GCF (Global Configuration register).         RCLK0       39       P1       RCLKn: Receive Clock for Channel 0-7         RCLK3       71       P14       In clock recovery mode, this pin outputs the recovered clock from signal received on RTIPn/RRING.         RCLK3       71       P14       Rot ercovery mode, this pin outputs the recovered clock from signal received on RTIPn/RRING.         RCLK3       71       P14       Rot RDPn/RDN is set into high imgedance when the corresponding receiver is power down.         RCLK4       1103       C14       RD and RDN. The clock is recovered from the signal on RCLKn externally.         RCLK6       6       C1       If receiver n is power down, the corresponding RCLKn externally.         RCLK6       10       E1       MCLK: Master Clock       Not is pin a	CV2/RDN2		76		indicates the receipt of a positive pulse on RTIPn/RRINGn while a high signal on RDNn indicates the		
CV5/RDN5       105       C12       in High level, or valid on the rising edges of RCLK when CLKE is Low.         CV6/RDN6       4       C3       in Dual Rail Mode without clock recovery, these pins output the raw RZ sliced data. In this data recovery mode, the active polarity of RDP/RDNn is determined by pin CLKE. When pin CLKE is Low, RDPn/RDNn is active high. In hardware mode, RDn or RDPn/RDNn will remain active during LOS. In host mode, these pins will either remain active or insert alarm indication signal (AIS) into the receive path, determined by bit AISE in register GCF (Global Configuration register).         RCLK0       0       39       P1       RCLKn: Receive Clock for Channel 0-7         RCLK1       78       M14       In data recovery mode, this pin outputs the recovered clock from signal received on RTIPn/RRINGn.         RCLK3       71       P14       falling edges of RCLKn is pin outputs the recovered clock from signal received on RTIPn/RRINGn.         RCLK3       103       C14       N14       In data recovery mode, RCLKn is the output of an internal exclusive OR (XOR) which is connected with RCLK6         RCLK6       6       C1       If receiver n is power down, the corresponding RCLKn is in high impedance.         RCLK6       6       C1       If receiver note, RCLKn is the output of an internal exclusive OR (XOR) which is connected with RCLK 6         RCLK4       103       C14       RDPn and RDNn. The clock is recovered from the signal on RCLKn externally.         RCLK6							
CV6/RDN6       4       C3       In Dual Rail Mode without clock recovery, these pins output the raw RZ sliced data. In this data recovery mode, the active polarity of RDPn/RDNn is active high.         CV7/RDN7       141       A3       In Dual Rail Mode without clock recovery, these pins output the raw RZ sliced data. In this data recovery mode, the active polarity of RDPn/RDNn is determined by pin CLKE. When pin CLKE is High, RDPn/RDNn is determined by bit ALSE in register GCF (Global Configuration register).         RCLK0       0       39       P1       RCLKn: Receive Clock for Channel 0-7         RCLK1       32       M11       In clock recovery mode, this pin outputs the recovered clock from signal received on RTIPn/RRINGn.         RCLK3       71       P14       RCLKn: Receive Clock for Channel 0-7         RCLK4       110       A14       In clock recovery mode, this pin outputs the recovered clock from signal received on RTIPn/RRINGn.         RCLK3       71       P14       RDPn and RDNn. The clock is recovered from the signal on RCLKn is in output of an internal exclusive OR (XOR) which is connected with RDPn and RDNn. The clock is recovered from the signal on RCLKn externally.         RCLK6       6       C1       If receiver n is power down, the corresponding RCLKn is in high impedance.         RCLK7       143       A1       A1         MCLK       1       10       E1         MCLK       1       10       E1							
CV7/RDN7       141       A3       recovery mode, the active polarity of RDPn/RDNn is determined by pin CLKE. When pin CLKE is Low, RDPn/RDNn is active low. When pin CLKE is High, RDPn/RDNn is active high. In hardware mode, RDn or RDPn/RDNn will remain active during LOS. In host mode, these pins will either remain active or insert alarm indication signal (AIS) into the receive path, determined by bit AISE in register GCF (Global Configuration register). RDn or RDPn/RDNn is set into high impedance when the corresponding receiver is power down.         RCLK0       0       39       P1       RCLKn: Receive Clock for Channel 0-7         RCLK1       32       M14       In clock recovery mode, this pin outputs the receivered clock from signal received on RTIPn/RRINGn. The received data are clocked out of the device on rising edges of RCLKn if pin CLKE is low, or on falling edges of RCLKn if pin CLKE is high.         RCLK3       110       A14       In data recovery mode, RCLKn is the output of an internal exclusive OR (XOR) which is connected with RCLK5         RCLK7       143       A1       In data recovery mode, RCLKn is the output of an internal exclusive OR (XOR) which is connected with RCLK6         MCLK       I       10       E1       MCLK: Master Clock         MCLK       I       10       E1       MCLK: Master Clock         MCLK       I       10       E1       MCLK: Master Clock         MCLK       I       10       E1       MCLK: Master Olock MHz (for E1 mode) is supplied to this pin as the clock re							
RDPn/RDNn is active low. When pin CLKE is High, RDPn/RDNn is active high. In hardware mode, RDn or RDPn/RDNn will remain active during LOS. In host mode, these pins will either remain active or insert alarm indication signal (AIS) into the receive path, determined by bit AISE in register GCF (Global Configuration register). RDn or RDPn/RDNn is set into high impedance when the corresponding receiver of own.RCLK0039P1RCLK132M1RCLK2Tri-state78RCLK371P14RCLK371P14RCLK4110A14RCLK5103C14RCLK66C1RCLK66C1RCLK7143A1RCLK610C14RCLK610C1RCLK610C1RCLK66C1RCLK7143A1RCLK66C1RCLK7143A1RCLK610C1RCLK7143A1RCLK7143A1RCLK7143A1RCLK110E1RCLK110E1RCLK110E1RCLK110E1RCLK1Recovery mode). When MCLK is low, all the receivers are power down, and the output pins RCLKn, RDPn and RDNn are switched to high impedance. In receive path, when MCLK is low, all the receivers are power down, and the output pins RCLKn, RDPn and RDN are switched to high impedance. In receiver path, when MCLK is low, all the receivers are power down, and the output pins RCLKn, RDPn and RDN are switch							
In hardware mode, RDn or RDPn/RDNn will remain active during LOS. In host mode, these pins will either remain active or insert alarm indication signal (AIS) into the receive path, determined by bit AISE in register GCF (Global Configuration register).           RCLK0         0         39         P1         RCLKn: Receive Clock for Channel 0-7           RCLK1         32         M1         In lock recovery mode, this pin outputs the recovered clock from signal received on RTIPn/RRINGn.           RCLK3         Tri-state         78         M14         In clock recovery mode, this pin outputs the recovered clock from signal received on RTIPn/RRINGn.           RCLK4         110         A14         The receive data are clocked out of the device on rising edges of RCLKn if pin CLKE is low, or on falling edges of RCLKn if pin CLKE is low, and the receive OR (XOR) which is connected with RCLK5           RCLK4         110         A14           RCLK6         6         C1           RCLK6         13         A1           MCLK         1         10         E1           MCLK	CV7/RDN7		141	A3			
RCLK0         O         39         P1         RCLKn: Receive Clock for Channel 0-7           RCLK1         32         M1         In clock recovery mode, this pin outputs the recovered clock from signal receiver is power down.           RCLK1         32         M1         In clock recovery mode, this pin outputs the recovered clock from signal received on RTIPn/RRINGn.           RCLK2         Tri-state         78         M14         The receive Clock for Channel 0-7           RCLK3         71         P14         The received data are clocked out of the device on rising edges of RCLKn if pin CLKE is low, or on faling edges of RCLKn if pin CLKE is high.           RCLK4         110         A14         In data recovery mode, RCLKn is the output of an internal exclusive OR (XOR) which is connected with RCLK5           RCLK6         6         C1         If receiver n is power down, the corresponding RCLKn is in high impedance.           MCLK         I         10         E1         MCLK: Master Clock           ML1 (for E1 mode)         Is upplied to this pin as the clock reference of the device for normal operation. In receive path, when MCLK is							
RCLK0         O         39         P1         RCL or RDP/RDN is set into high impedance when the corresponding receiver is power down.           RCLK1         32         M1         In clock recovery mode, this pin outputs the recovered clock from signal received on RTIPn/RRINGn.           RCLK3         Tri-state         78         M14         The received data are clocked out of the device on rising edges of RCLKn if pin CLKE is low, or on RCLK3           RCLK4         110         A14         In clock recovery mode, this pin outputs the recovered clock from signal received on RTIPn/RRINGn.           RCLK4         110         A14         Indata recovery mode, RCLKn is the output of an internal exclusive OR (XOR) which is connected with RCLK5           RCLK6         6         C1         If receiver n is power down, the corresponding RCLKn is in high impedance.           RCLK7         143         A1         RDE randependent, free running reference dock. A clock of 1.544 MHz (for T1 mode) or 2.048 MHz (for T1 mode) is supplied to this pin as the clock reference of the device for normal operation. In receive path, when MCLK is high, the device slices the incoming bipolar line signal into RZ pulse (Data Recovery mode). When MCLK is low, all the receivers are power down, and the output pin description for detail).           Note that wait state generation via RDY/ACK is not available if MCLK and TCLKn (see TCLKn pin description for detail).         Note that wait state generation via RDY/ACK is not available if MCLK is not provided.           LOS0         0							
RCLK0         O         39         P1         RCLK1: Receive Clock for Channel 0-7           RCLK1         32         M1         In clock recovery mode, this pin outputs the recovered clock from signal received on RTIPn/RRINGn.           RCLK2         Tri-state         78         M14         The received data are clocked out of the device on rising edges of RCLKn if pin CLKE is low, or on RCLK3           RCLK4         110         A14         The received data are clocked out of an internal exclusive OR (XOR) which is connected with RCLK5           RCLK6         6         C1         If receiver n is power down, the corresponding RCLKn is in high impedance.           RCLK6         6         C1         If receiver n is power down, the corresponding RCLKn is in high impedance.           RCLK7         143         A1           MCLK         I         10         E1         MCLK: Master Clock           MCLK         I         10         E1         MCLK: Master Clock           In receiver path, when MCLK is high, the device slices the incoming bipolar line signal into RZ pulse (Data Recovery mode). When MCLK is high, the device slices the incoming bipolar line signal into RZ pulse (Data Recovery mode). When MCLK is low, all the receivers are power down, and the output pins RCLKn, RDPn and RDNn are switched to high impedance.           In ransmit path, the operation mode is decided by the combination of MCLK and TCLKn (see TCLKn pin description for detail).							
RCLK0       0       39       P1       RCLKn: Receive Clock for Channel 0-7         RCLK1       32       M1       In clock recovery mode, this pin outputs the recovered clock from signal received on RTIPn/RRINGn.         RCLK3       71       P14       falling edges of RCLKn if pin CLKE is high.         RCLK4       110       A14       In data recovery mode, RCLKn is the output of an internal exclusive OR (XOR) which is connected with RCLK5         RCLK6       6       C1       If receiver n is power down, the corresponding RCLKn is in high impedance.         RCLK7       143       A1         MCLK       I       10       E1         MCLK       I       10       E1       MCLX: Master Clock         MCLK       I       10       E1       MCLX: Master Clock         This is the independent, free running reference dock. A clock of 1.544 MHz (for T1 mode) or 2.048 MHz (for E1 mode) is supplied to this pin as the clock reference of the device for normal operation.         In receive path, when MCLK is high, the device slices the incoming bipolar line signal into RZ pulse (Data Recovery mode). When MCLK is high, the device slices the incoming bipolar line signal into RZ pulse (Data Recovery mode). When MCLK is high, the device on fMCLK is not provided.         LOS0       0       42       K4       LOS1. Loss of Signal Output for Channel 0-7         LOS1       35       K3 <td< td=""><td></td><td></td><td></td><td></td><td></td></td<>							
RCLK1       32       M1       In clock recovery mode, this pin outputs the recovered clock from signal received on RTIPn/RRINGn.         RCLK3       Tri-state       78       M14       The received data are clocked out of the device on rising edges of RCLKn if pin CLKE is low, or on falling edges of RCLKn if pin CLKE is high.         RCLK4       110       A14       In data recovery mode, RCLKn is the output of an internal exclusive OR (XOR) which is connected with RCLK5         RCLK6       6       C1       If receiver n is power down, the corresponding RCLKn is in high impedance.         RCLK7       143       A1         MCLK       I       10       E1         MCLK       10       E1       MCLK: Master Clock         MCLK       I       10       E1       MCLK: Master Clock         MCLK       I       10       E1       MCLK: Master Clock         MRL (for E1 mode) is supplied to this pin as the clock reference of the device for normal operation.       In receive path, when MCLK is high, the device slices the incoming bipolar line signal into RZ pulse (Data Recovery mode). When MCLK is low, all the receivers are power down, and the output pins RCLKn, RDPn and RDNn are switched to high impedance.         LOS0       0       42       K4       LOS1.       LOS1.       S5       S7       K12         LOS1       35       K3       A high level on this pin in	DCI KO	0	20	D1			
RCLK2       Tri-state       78       M14       The received data are clocked out of the device on rising edges of RCLKn if pin CLKE is low, or on falling edges of RCLKn if pin CLKE is high.         RCLK4       110       A14       In data recovery mode, RCLKn if pin CLKE is high.       In data recovery mode, RCLKn is the output of an internal exclusive OR (XOR) which is connected with RDPn and RDNn. The clock is recovered from the signal on RCLKn externally.         RCLK6       6       C1       If receiver n is power down, the corresponding RCLKn is in high impedance.         RCLK7       143       A1       If receiver n is power down, the corresponding RCLKn is one clock of 1.544 MHz (for T1 mode) or 2.048 MHz (for E1 mode) is supplied to this pin as the clock reference of the device for normal operation. In receive path, when MCLK is low, all the receivers are power down, and the output pins RCLKn, RDPn and RDNn are switched to high impedance.         LOS0       0       42       K4         LOS1       35       K3         LOS2       75       K12         LOS3       68       K11         LOS4       113       E11         LOS4       113       E11         LOS4       12       K4         LOS5       106       E12         LOS6       3       E31		0					
RCLK3       71       P14       falling edges of RCLKn if pin CLKE is high.         RCLK4       110       A14       In data recovery mode, RCLKn is the output of an internal exclusive OR (XOR) which is connected with RDPn and RDNn. The clock is recovered from the signal on RCLKn externally.         RCLK6       6       C1       If receiver n is power down, the corresponding RCLKn is in high impedance.         MCLK       I       10       E1       MCLK: Master Clock         MCLK       I       10       E1       MCLK: Master Clock         MCLK       I       10       E1       MCLK: Master Clock         This is the independent, free running reference dock. A clock of 1.544 MHz (for T1 mode) or 2.048 MHz (for E1 mode) is supplied to this pin as the clock reference of the device for normal operation.         In receive path, when MCLK is high, the device slices the incoming bipolar line signal into RZ pulse (Data Recovery mode). When MCLK is low, all the receivers are power down, and the output pins RCLKn, RDPn and RDNn are switched to high impedance.         In transmit path, the operation mode is decided by the combination of MCLK and TCLKn (see TCLKn pin description for detail).         Note that wait state generation via RDY/ACK is not available if MCLK is not provided.         LOS0       0       42       K4         LOS1       35       K3         LOS2       75       K12         LOS3       68		Tri-state					
RCLK4 RCLK5110A14 L03In data recovery mode, RCLKn is the output of an internal exclusive OR (XOR) which is connected with RDPn and RDNn. The clock is recovered from the signal on RCLKn externally. If receiver n is power down, the corresponding RCLKn is in high impedance.RCLK7143A1MCLKI10E1MCLK:MCLK:Master Clock This is the independent, free running reference dock. A clock of 1.544 MHz (for T1 mode) or 2.048 MHz (for E1 mode) is supplied to this pin as the clock reference of the device for normal operation. In receive path, when MCLK is high, the device slices the incoming bipolar line signal into RZ pulse (Data Recovery mode). When MCLK is low, all the receivers are power down, and the output pins RCLKn, RDPn and RDNn are switched to high impedance. In transmit path, the operation mode is decided by the combination of MCLK and TCLKn (see TCLKn pin description for detail). Note that wait state generation via RDY/ACK is not available if MCLK is not provided.LOS0042K4LOS135K13LOS275K12LOS368K11LOS5106E12LOS63E3		molaic					
RCLK5       103       C14       RDPn and RDNn. The clock is recovered from the signal on RCLKn externally.         RCLK6       6       C1       If receiver n is power down, the corresponding RCLKn is in high impedance.         MCLK       I       10       E1       MCLK: Master Clock         MCLK       I       10       E1       MCLK: Master Clock         This is the independent, free running reference dock. A clock of 1.544 MHz (for T1 mode) or 2.048 MHz (for E1 mode) is supplied to this pin as the clock reference of the device for normal operation.         In receive path, when MCLK is high, the device slices the incoming bipolar line signal into RZ pulse (Data Recovery mode). When MCLK is low, all the receivers are power down, and the output pins RCLKn, RDPn and RDNn are switched to high impedance.         In transmit path, the operation mode is decided by the combination of MCLK and TCLKn (see TCLKn pin description for detail).         Note that wait state generation via RDY/ACK is not available if MCLK is not provided.         LOS1       35       K3         LOS2       75       K12         LOS3       68       K11         LOS4       113       E11         LOS5       106       E12         LOS6       3       E3							
RCLK6       6       C1       If receiver n is power down, the corresponding RCLKn is in high impedance.         MCLK       I       10       E1       MCLK: Master Clock         MCLK       I       10       E1       MCLK: Master Clock         MCLK       I       10       E1       MCLK: Master Clock         MIz (for E1 mode) is supplied to this pin as the clock reference of the device for normal operation. In receive path, when MCLK is high, the device slices the incoming bipolar line signal into RZ pulse (Data Recovery mode). When MCLK is low, all the receivers are power down, and the output pins RCLKn, RDPn and RDNn are switched to high impedance. In transmit path, the operation mode is decided by the combination of MCLK and TCLKn (see TCLKn pin description for detail).         LOS0       O       42       K4       LOSn: Loss of Signal Output for Channel 0~7         LOS1       35       K33       K33       K11       High level on this pin indicates the loss of signal when there is no transition over a specified period of time and no enough ones density in the received signal. The transition will return to low automatically when there is enough transitions over a specified period of time with a certain ones density in the received signal. The LOS assertion and desertion criteria are described in the <i>Functional Description</i> .         LOS6       3       E3							
RCLK7       143       A1         MCLK       I       10       E1       MCLK: Master Clock         MCLK       I       10       E1       MCLK: Master Clock         This is the independent, free running reference dock. A clock of 1.544 MHz (for T1 mode) or 2.048         MHZ (for E1 mode) is supplied to this pin as the clock reference of the device for normal operation.         In receive path, when MCLK is high, the device slices the incoming bipolar line signal into RZ pulse (Data Recovery mode). When MCLK is low, all the receivers are power down, and the output pins RCLKn, RDPn and RDNn are switched to high impedance.         In transmit path, the operation mode is decided by the combination of MCLK and TCLKn (see TCLKn pin description for detail).         Note that wait state generation via RDY/ĀCK is not available if MCLK is not provided.         LOS0       0       42         LOS1       35         LOS2       75         K12       A high level on this pin indicates the loss of signal when there is no transition over a specified period of time and no enough ones density in the received signal. The transition will return to low automatically when there is enough transitions over a specified period of time with a certain ones density in the received signal. The LOS assertion and desertion criteria are described in the <i>Functional Description</i> .         LOS4       113       E11         LOS6       3       E3							
MCLKI10E1MCLK: Master Clock This is the independent, free running reference dock. A clock of 1.544 MHz (for T1 mode) or 2.048 MHz (for E1 mode) is supplied to this pin as the clock reference of the device for normal operation. In receive path, when MCLK is high, the device slices the incoming bipolar line signal into RZ pulse (Data Recovery mode). When MCLK is low, all the receivers are power down, and the output pins RCLKn, RDPn and RDNn are switched to high impedance. In transmit path, the operation mode is decided by the combination of MCLK and TCLKn (see TCLKn pin description for detail). Note that wait state generation via RDY/ACK is not available if MCLK is not provided.LOS0O42K4LOS135K3LOS275K12LOS368K11LOS4113E11LOS5106E12LOS63E3			143				
MHz (for E1 mode) is supplied to this pin as the clock reference of the device for normal operation. In receive path, when MCLK is high, the device slices the incoming bipolar line signal into RZ pulse (Data Recovery mode). When MCLK is low, all the receivers are power down, and the output pins RCLKn, RDPn and RDNn are switched to high impedance. In transmit path, the operation mode is decided by the combination of MCLK and TCLKn (see TCLKn pin description for detail). Note that wait state generation via RDY/ACK is not available if MCLK is not provided.LOS0042K4LOS135K3LOS275K12LOS368K11LOS4113E11LOS5106E12LOS63E3		Ι	10		MCLK: Master Clock		
In receive path, when MCLK is high, the device slices the incoming bipolar line signal into RZ pulse (Data Recovery mode). When MCLK is low, all the receivers are power down, and the output pins RCLKn, RDPn and RDNn are switched to high impedance. In transmit path, the operation mode is decided by the combination of MCLK and TCLKn (see TCLKn pin description for detail).LOS0O42K4LOSn: Loss of Signal Output for Channel 0-7LOS135K3A high level on this pin indicates the loss of signal when there is no transition over a specified period of time and no enough ones density in the received signal. The transition will return to low automatically when there is enough transitions over a specified period of time with a certain ones density in the received signal. The LOS assertion and desertion criteria are described in the <i>Functional Description</i> . LOS6LOS63E3							
(Data Recovery mode). When MCLK is low, all the receivers are power down, and the output pins RCLKn, RDPn and RDNn are switched to high impedance. In transmit path, the operation mode is decided by the combination of MCLK and TCLKn (see TCLKn pin description for detail). Note that wait state generation via RDY/ACK is not available if MCLK is not provided.LOS0O42K4LOS135K3LOS275K12LOS368K11LOS4113E11LOS5106E12LOS63E3							
RCLKn, RDPn and RDNn are switched to high impedance. In transmit path, the operation mode is decided by the combination of MCLK and TCLKn (see TCLKn pin description for detail). Note that wait state generation via RDY/ACK is not available if MCLK is not provided.LOS0O42K4LOSn: Loss of Signal Output for Channel 0~7LOS135K3A high level on this pin indicates the loss of signal when there is no transition over a specified period of time and no enough ones density in the received signal. The transition will return to low automatically when there is enough transitions over a specified period of time with a certain ones density in the received signal. The LOS assertion and desertion criteria are described in the Functional Description. LOS6LOS63E3							
In transmit path, the operation mode is decided by the combination of MCLK and TCLKn (see TCLKn pin description for detail).LOS0O42K4LOS135K3LOS275K12LOS368K11LOS4113E11LOS5106E12LOS63E3							
LOS0O42K4LOSn: Loss of Signal Output for Channel 0~7LOS135K3A high level on this pin indicates the loss of signal when there is no transition over a specified period ofLOS275K12time and no enough ones density in the received signal. The transition will return to low automaticallyLOS4113E11LOS5106E12LOS63E3							
LOS0O42K4LOSn: Loss of Signal Output for Channel 0~7LOS135K3A high level on this pin indicates the loss of signal when there is no transition over a specified period ofLOS275K12K12LOS368K11LOS4113E11LOS5106E12LOS63E3							
LOS0O42K4LOSn: Loss of Signal Output for Channel 0~7LOS135K3A high level on this pin indicates the loss of signal when there is no transition over a specified period ofLOS275K12A high level on this pin indicates the loss of signal. The transition will return to low automaticallyLOS368K11when there is enough transitions over a specified period of time with a certain ones density in theLOS4113E11LOS5106E12LOS63E3							
LOS135K3A high level on this pin indicates the loss of signal when there is no transition over a specified period ofLOS275K12time and no enough ones density in the received signal. The transition will return to low automaticallyLOS368K11when there is enough transitions over a specified period of time with a certain ones density in theLOS4113E11LOS5106E12LOS63E3			40	12.4			
LOS275K12time and no enough ones density in the received signal. The transition will return to low automaticallyLOS368K11when there is enough transitions over a specified period of time with a certain ones density in theLOS4113E11received signal. The LOS assertion and desertion criteria are described in the <i>Functional Description</i> .LOS5106E12LOS63E3		U					
LOS368K11when there is enough transitions over a specified period of time with a certain ones density in the received signal. The LOS assertion and desertion criteria are described in the Functional Description.LOS4113E11LOS5106E12LOS63E3							
LOS4113E11received signal. The LOS assertion and desertion criteria are described in the Functional Description.LOS5106E12LOS63E3							
LOS5 106 E12 LOS6 3 E3							
LOS6 3 E3					neceived signal. The LOS assertion and desertion cillena are described in the <b>Functional Description</b> .		
	LOS0 LOS7		140	E3 E4			

Name	Turne	Pin	No.	Description					
Name	Туре	QFP144	BGA160						
				Hardware/Host Control Mode					
MODE2	I	11	E2		rol Mode Select				
				The signal on t	this pin determine	es which control mode is selected to control the device:			
	(Pulled to				MODE2	Control Interface			
	VDDIO / 2)				Low	Control by Hardware mode			
					VDDIO/2	Control by Serial Host Interface			
[					High	Control by Parallel Host Interface			
				Hardware cont	U U	IODE[2:0], TS[2:0], LOOP[7:0], CODE, CLKE, JAS and OE.			
				Serial host Inte	erface pins includ	e CS, SCLK, SDI, SDO and INT.			
				Parallel host I	nterface pins ind	clude CS, A[4:0], D[7:0], WR/DS, RD/R/W, ALE/AS, INT and			
				RDY/ACK. The	e device supports	s multiple parallel host interface as follows (refer to MODE1 and			
ļ				MODE0 pin descriptions below for details):					
 					MODE[2:0] Host Interface				
					100	Non-multiplexed Motorola mode interface.			
					101	Non-multiplexed Intel mode interface.			
					110	Multiplexed Motorola mode interface.			
		10			111	Multiplexed Intel mode interface.			
MODE1	I	43	K2		rol Mode Select				
						Ilel interface operates with separate address bus and data bus tes with multiplexed address and data bus when this pin is High.			
						e mode, this pin should be grounded.			
MODE0		88	H12		rol Mode Select				
/CODE			1112			interface is configured for Motorola compatible hosts when this			
						le hosts when this pin is High.			
					ode Rule Select				
						B8ZS (for T1 mode)/ HDB3 (for E1 mode) encoder/decoder is			
					this pin is Low, a ct all the channel	and AMI encoder/decoder is enabled when this pin is High. The			
				Selections are		5.			
				In serial host n	node this nin sho	ould be grounded.			
CS/JAS		87	J11		ect (Active Low)				
		•	•			ted low by the host to enable host interface. A transition from			
	(Pulled to					pin for each Read/Write operation and the level must not return			
	VDDIO / 2)			to High until the operation is over.					
				JAS: Jitter Attenuator Select					
ł						bin globally determines the Jitter Attenuator position:			
ł		l		f	AS	Jitter Attenuator (JA) Configuration			
ł			ł		<u>.ow</u> DIO/2	JA in transmit path			
						JA not used JA in receive path			
L			ļ	ΓΓ	ligh	JA III Ieceive patri			

		Pin	No.						
Name	Туре		BGA160	Description					
TS2/	1	86	J12	TS2: Template Select 2					
SCLK/ ALE/AS			-	In hardware control mode, the signal on this pin is the most significant bit for the transmit template s Refer to <i>Transmit Template</i> of the <i>Functional Description</i> for details.					
				SCLK: Shift Clock In serial host mode, the signal on this pin is the shift clock for the serial interface. Data on pin SDO					
				clocked out on falling edges of SCLK if pin CLKE is Low, or on rising edges of SCLK if pin CLKE is High. Data on pin SDI is always sampled on rising edges of SCLK.					
				ALE: Address Latch Enable					
				In parallel Intel multiplexed host mode, the address on AD[4:0] is sampled into the device on falling edges of ALE (signals on AD[7:5] are ignored). In non-multiplexed host mode, ALE should be pulled High.					
				AS: Address Strobe (Active Low) In parallel Motorola multiplexed host mode, the address on AD[4:0] is latched into the device on falling					
TS1/RD	1	85	J13	edges of AS (signals on AD[7:5] are ignored). In non-multiplexed host mode, AS should be pulled High. TS1: Template Select 1					
/R₩	I	00	010	In hardware control mode, the signal on this pin is the second most significant bit for the transmit template select. Refer to <i>Transmit Template</i> of <i>Functional Description</i> for details.					
				RD: Read Strobe (Active Low)					
				In parallel Intel multiplexed or non-multiplexed host mode, this pin is active low for read operation. <b>R/W: Read/Write Select</b>					
				In parallel Motorola multiplexed or non-multiplexed host mode, the pin is active low for write operation and high for read operation.					
TS0/	Ι	84	J14	TS0: Template Select 0					
SDI/WR /DS				In hardware control mode, the signal on this pin is the least significant bit for the transmit template select. Refer to <b>Transmit Template</b> of <b>Functional Description</b> for details.					
				SDI: Serial Data Input					
				In serial host mode, this pin input the data to the serial interface. Data on this pin is sampled on rising edges of SCLK.					
				WR: Write Strobe (Active Low)					
				In parallel Intel host mode, this pin is active low during write operation. The data on D[7:0] (in non-multiplexed mode) or AD[7:0] (in multiplexed mode) is sampled into the device on rising edges of $\overline{WR}$ .					
				DS: Data Strobe (Active Low)					
				In parallel Motorola host mode, this pin is active low. During a write operation ( $R/\overline{W} = 0$ ), the data on D[7:0] (in non-multiplexed mode) or AD[7:0] (in multiplexed mode) is sampled into the device on rising edges of					
				DS. During a read operation ( $R/\overline{W}$ = 1), the data is driven to D[7:0] (in non-multiplexed mode) or AD[7:0] (in multiplexed mode) by the device on rising edges of $\overline{DS}$ .					
				In parallel Motorola non-multiplexed host mode, the address information on the 5 bits of address bus A[4:0] are latched into the device on the falling edge of $\overline{DS}$ .					

Name	Tuna	Pin	No.	-	Description				
Name	Туре	QFP144	BGA160						
SDO /RDY /ACK	0	83	K14	SDO: Serial Data Output In serial host mode, the data is output on this pin. In serial write operation, SDO is always in High impedance. In serial read operation, SDO is in High impedance only when SDI is in address/command byte. Data on pin SDO is clocked out of the device on falling edges of SCLK if pin CLKE is Low, or on rising edges of SCLK if pin CLKE is High.					
		- 2		RDY: Ready Output         In parallel Intel host mode, the high level of this pin reports to the host that bus cycle can be completed, while low reports the host must insert wait states.         ACK: Acknowledge Output (Active Low)         In parallel Motorola host mode, the low level of this pin indicates that valid information on the data bus is ready for a read operation or acknowledges the acceptance of the written data during a write operation.					
ĪNT	O Open Drain	82	K13	INT: Interrupt (Active Low) This is the open drain, active low interr Interrupt Handling of Functional Des	upt output. Four sources may cause the interrupt (refer to scription for details).				
LP7/D7/AD7	I/O	28	K1	LPn: Loopback Select 7~0					
LP6/D6/AD6		27	J1		onfigures the corresponding channel in different loopback				
LP5/D5/AD5		26	J2	mode, as follows:					
	Tri-state	25	J3	LPn	Loopback Configuration				
LP3/D3/AD3 LP2/D2/AD2		24 23	J4 H2	Low	Remote loopback.				
LP2/D2/AD2		23	H3	VDDIO/2	No loopback.				
LP0/D0/AD0		21	G2	High	Analog loopback.				
				<ul> <li>Refer to Loopback Configuration of Functional Description for details.</li> <li>Dn: Data Bus 7~0         In non-multiplexed host mode, these pins are the bi-directional data bus.     </li> <li>ADn: Address/Data Bus 7~0         In multiplexed host mode, these pins are the multiplexed bi-directional address/data II         In serial host mode, these pins should be grounded.     </li> </ul>					

	_	Pin	No.	Description						
Name	Туре	QFP144	BGA160	Description						
A4		12	F4	MCn: Perform	MCn: Performance Monitor Configuration 4~0					
MC3/A3		13	F3			must be connected to GND. MC[3:0] are used	to select one			
MC2/A2		14	F2			annel 1 to 7 for non-intrusive monitoring. Channe				
MC1/A1		15	F1			nsmitter is monitored, signals on the correspondir				
MC0/A0		16	G3	and TRINGn ar	nd TRINGn are internally transmitted to RTIP0 and RRING0. If a receiver is monitored, signals					
				on the correspo	the corresponding pins RTIPn and RRINGn are internally transmitted to RTIP0 and RRING0.					
						rcuit in receiver 0 can then output the monitored				
						ed data to RDP0 and RDN0 pins. The signals				
						0/TRING0 by activating the remote loopback in th				
						ation determined by MC[3:0] is shown below.	Note that i			
				[MC[2:0] = 000,		ormal operation of all the channels.				
					MC[3:0]	Monitoring Configuration				
					0000	Normal operation without monitoring.				
					0001	Monitoring receiver 1.				
					0010	Monitoring receiver 2.				
					0011	Monitoring receiver 3.				
					0100	Monitoring receiver 4.				
					0101	Monitoring receiver 5.				
					0110	Monitoring receiver 6.				
					0111	Monitoring receiver 7.				
					1000	Normal operation without monitoring.				
					1001	Monitoring transmitter 1.				
					1010	Monitoring transmitter 2.				
					1011	Monitoring transmitter 3.				
					1100	Monitoring transmitter 4.				
					1101	Monitoring transmitter 5.				
					1110	Monitoring transmitter 6.				
				L L	1111	Monitoring transmitter 7.				
				An: Address E						
						arallel host interface operates with separate add	ress and data			
						this pin is the address bus of the host interface.				
OE	I	114	E14	OE: Output Dr						
						e all driver output into high impedance state im				
					redundancy application without external mechanical relays. In this condition, all the other					
		445	<b>F</b> 40	Internal circuits remain active.						
CLKE	I	115	E13	CLKE: Clock E	•					
						es the active edge of RCLKn and SCLK in clock re				
						of RDPn and RDNn in the data recovery mod	ae. (Reter to			
				Irunctional De	scription and Ta	IDIE-2).				

<b>—</b>	_	Type QFP144 BGA160		Description				
Name	Туре			Description				
				JTAG Signals				
TRST	I	95	G12	TRST: JTAG Test Port Reset (Active Low)				
				This is the active low asynchronous reset to the JTAG Test Port. This pin has an internal pullup				
	Pullup			resistor and it can be left disconnected.				
TMS	I	96	F11	TMS: JTAG Test Mode Select				
				The signal on this pin controls the JTAG test performance and is clocked into the device on				
	Pullup			edges of TCK. This pin has an internal pullup resistor and it can be left disconnected.				
TCK	I	97	F14	TCK: JTAG Test Clock				
				This pin input the clock of the JTAG Test. The data on TDI and TMS are clocked into the device on				
				rising edges of TCK, while the data on TDO is clocked out of the device on falling edges of TCK.				
TDO	0	98	F13	TDO: JTAG Test Data Output				
				This pin output the serial data of the JTAG Test. The data on TDO is clocked out of the device on				
	Tri-state			falling edges of TCK. TDO is a Tri-state output signal. It is active only when scanning of data is				
				out.				
TDI	I	99	F12	TDI: JTAG Test Data Input				
				This pin input the serial data of the JTAG Test. The data on TDI is clocked into the device on rising				
	Pull up			edges of TCK. This pin has an internal pullup resistor and it can be left disconnected.				
IC	-	93	G13	IC: Internal Connected				
				(Leave it open for normal operation.)				
IC	-	94	H13	IC: Internal Connected				
				(Leave it open for normal operation.)				
	i			Supplies and Grounds				
VDDIO	-	17 92	G1 G14	3.3V I/O Power Supply				
GNDIO	_	92 18	G14 G4	I/O GND				
GNDIO	-	91	G11					
VDDT0	-	44	N4,P4	3.3V / 5V Power Supply for Transmitter Driver				
VDDT0		53	L4,M4	All VDDT pins must be connected to either 3.3V or 5V. It is not allowed to leave any of the VDDT				
VDDT2		56	L11,M11	pins open (not-connected) even if the channel is not used.				
VDDT3		65	N11,P11					
VDDT4		116	A11,B11					
VDDT5		125	C11,D11					
VDDT6		128	C4,D4					
VDDT7		137	A4,B4					
GNDT0	-	47	N6,P6	Analog GND for Transmitter Driver				
GNDT1		50	L6,M6					
GNDT2		59	L9,M9					
GNDT3		62	N9,P9					
GNDT4		119	A9,B9					
GNDT5		122	C9,D9					
GNDT6		131	C6,D6					
GNDT7		134	A6,B6					
VDDD	-	19	H1	3.3V Digital / Analog Core Power Supply				
VDDA		90	H14					
GNDD	-	20	H4	Digital / Analog Core GND				
GNDA		89	H11					

## FUNCTIONAL DESCRIPTION

#### OVERVIEW

The IDT82V2048 is a fully integrated octal short-haul line interface unit, which contains eight transmit and receive channels for use in either E1 or T1 applications. The receiver performs clock and data recovery. As an option, the raw sliced data (no retiming) can be output to the system. Transmit equalization is implemented with low-impedance output drivers that provide shaped waveforms to the transformer, guaranteeing template conformance. A selectable jitter attenuation may be placed in the receive path or the transmit path. Moreover, multiple testing functions, such as error detection, loopback and JTAG boundary scan are also provided. The device is optimized for flexible software control through a serial or parallel host mode interface. Hardware control is also available. *Figure-1* shows One of the Eight Identical Channels operation.

#### T1 / E1 MODE SELECTION

T1/E1 mode selection configures the device globally. In Hardware Mode, the template selection pins: TS2, TS1 and TS0 determine whether the operation mode is T1 or E1 (refer to Table-7). In Software Mode, the Transmit Template Select Register (Primary Register: 11Hex) determines whether the operation mode is T1 or E1.

#### SYSTEM INTERFACE

The system interface of each channel can be configured to operate in different modes:

1. Single Rail interface with clock recovery.

2. Dual Rail interface with clock recovery.

3. Dual Rail interface with data recovery (that is, with raw data slicing only and without clock recovery).

Therefore, each signal pin on system side has multiple functions depending on which operation mode the device is in.

The Dual Rail interface consists of TDPn<sup>1</sup>, TDNn, TCLKn, RDPn, RDNn and RCLKn. Data transmitted from TDPn and TDNn appears on TTIPn and TRINGn at the line interface; data received from the RTIPn and RRINGn at the line interface are transferred to RDPn and RDNn while the recovered clock extracting from the received data stream outputs on RCLKn. In Dual Rail operation, the clock/data recovery mode is selectable. Dual Rail interface with clock recovery shown in *Figure-3* is a default configuration mode. Dual Rail interface with data recovery is shown in *Figure-4*. Pin RDPn and RDNn, in this condition, are raw RZ slice output and internally connected to an EXOR which is fed to the RCLKn output for external clock recovery applications.

In Single Rail Mode, data transmitted from TDn appears on TTIPn and TRINGn at the line interface. Data received from the RTIPn and RRINGn at the line interface appears on RDn while the recovered clock extracting from the received data stream outputs on RCLKn. When the device is in single rail interface, the selectable AMI or HDB3/B8ZS line encoder/decoder is available and any code violation in the received data will be indicated at the CVn pin. The Single Rail Mode can be devided into 2 sub-modes. Single Rail Mode 1, whose interface is composed of TDn, TCLKn, RDn, CVn and RCLKn, is realized by pulling pin TDNn to high for more than 16 consecutive TCLK cycles. Single Rail Mode 2, whose interface is composed of TDn, TCLKn, RDn, CVn, RCLKn and BPVIn, is realized by setting bit CRS in **e-CRS**<sup>2</sup> and bit SING in **e-SING**. The difference between them is that, in the latter mode bipolar violation can be inserted via pin BPVIn if AMI line code is selected.

The configuration of different system interface is summarized in *Table-1*.




Figure - 3. Dual Rail Interface with Clock Recovery<sup>3</sup>

#### NOTE:

- 1. The footprint 'n' (n = 0 7) indicates one of the eight channels
- 2. The first letter "e-"indicates expanded register.
- 3. The grey blocks are bypassed and the dotted blocks are selectable




Figure - 4. Dual Rail Interface with Data Recovery




Figure - 6. Single Rail Mode

## TABLE - 1a. SYSTEM INTERFACE CONFIGURATION (Hardware Mode)

	Hardware Mode									
MCLK	MCLK TDNn Interface									
clocked	H ( ≥16 MCLK) Single Rail mode 1									
clocked	pulse	Dual Rail with Clock Recovery								
Н	pulse	Receive just slice the incoming data. Transmit is determined by the status of TCLKn.								
L	pulse									

## TABLE - 1b. SYSTEM INTERFACE CONFIGURATION (Host Mode)

	Host Mode										
MCLK	TDNn	CRSn in <b>e-CRS</b>	SINGn in <b>e-SING</b>	Interface							
clocked	Н	0	0	Single Rail mode 1							
clocked	pulse	0	1	Single Rail mode 2							
clocked	pulse	0	0	Dual Rail with Clock Recovery							
clocked	pulse	1	0	Dual Rail with Data Recovery							
Н	pulse	-	-	Receive just slice the incoming data.							
				Transmit is determined by the status of TCLKn.							
L	pulse	-	-	Receive is power down.							
				Transmit is determined by the status of TCLKn.							

## TABLE - 2. ACTIVE CLOCK EDGE AND ACTIVE LEVEL

	RD/RI	DP and CV/RDN	0.03			
Pin CLKE	Clock reco	overy	Slicer output	SDO		
Low		Active High	Active Low	SCLK	Active High	
High	RCLK	Active High	Active High	SCLK	Active High	

#### **CLOCK EDGES**

The active edge of RCLK and SCLK(serial interface clock) are also selectable. If pin CLKE is Low, the active edge of RCLK is the rising edge, as for SCLK, that is falling edge. On the contrary, if CLKE is High, the active edge of RCLK is the falling edge and that of SCLK is rising edge. Pins RDn/RDPn, CVn/RDNn and SDO are always active high, and those output signals are valid on the active edge of RCLK and SCLK respectively. See *Table-2* for details. However, in dual rail mode without clock recovery, pin CLKE is used to set the active level for RDPn/RDNn raw slicing output: High for active high polarity and Low for active low. It should be noted that data on pin SDI are always active high and is sampled on the rising edge of SCLK. The data on pin TD/TDP or BPVI/TDN are also always active high but is sampled on the falling edge of TCLK, despite the level on CLKE.

#### RECEIVER

In receive path, the line signals couple into RRINGn and RTIPn via a transformer and are converted into RZ digital pulses by a data slicer. Adaptation for attenuation is achieved using an integral peak detector that sets the slicing levels. Clock and data are recovered from the received RZ digital pulses by a digital phase-locked loop that provides excellent jitter accommodation. After passing through the selectable jitter attenuator, the recovered data are decoded using B8ZS/HDB3 or AMI line code rules and clocked out of pin RDn in single rail mode, or presented on RDPn/RDNn in an undecoded dual rail NRZ format. Loss of signal, alarm indication signal, line code violations and excessive zero are detected. The presence of programmable inband loopback codes are also detected. These various changes in status may be enabled to generate interrupts.

#### Peak Detector and Slicer

The slicer determines the presence and polarity of the received pulses. In data recovery mode, the raw positive slicer output appears on

RDPn while the negative slicer output appears on RDNn. In clock and data recovery mode, the slicer output is sent to Clock and Data Recovery circuit for abstracting retimed data and optional decoding. The slicer circuit has a built-in peak detector from which the slicing threshold is derived. The slicing threshold is default to 50% (typical) of the peak value.

Signals with an attenuation of up to 12 dB (from 2.4V) can be recovered accurately by the receiver. To provide immunity from impulsive noise, the peak detectors are held above a minimum level of 0.150 V typically, despite the received signal level.

#### **Clock and Data Recovery**

The function of Clock and Data Recovery is accomplished by Digital Phase Locked Loop (DPLL). The DPLL is clocked 16 times of the received clock rate, i.e. 24.704 MHz in T1 mode or 32.768 MHz in E1 mode. The recovered data and clock from DPLL is then sent to the selectable Jitter Attenuator or decoder circuit for further processing.

The clock recovery and data recovery mode can be selected on per channel basis by setting the bit CRSn in **e-CRS**. When bit CRSn is defaulted to '0', the corresponding channel operates in data and clock recovery mode. The recovered clock is output on pin RCLKn and retimed NRZ data are output on pin RDPn/RDNn in dual rail mode or on RDn in single rail mode. When CRSn is '1', dual rail with data recovery mode is enabled in the corresponding channel and the clock recovery function is bypassed. In this condition, the analog line signal are converted to RZ digital bit streams on the RDPn/RDNn pins and internally connected to an EXOR which is fed to the RCLKn output for external clock recovery applications.

Moreover, Pulling MCLK to H level, all the receivers will enter the dual rail with data recovery mode. In this case, **e-CRS** is ignored.

### B8ZS/HDB3/AMI Line Code Rule

Selectable B8ZS/HDB3 or AMI line coding/decoding is provided when the device is configured in single rail mode. B8ZS rules for T1 or HDB3 rules for E1 is enabled by setting bit CODE in register **GCF** (global control configuration) to '0' or pulling pin CODE to Low. AMI rule is enabled by setting bit CODE in **GCF** to '1' or pulling pin CODE to High. All the setting above are effected to eight channels.

Individual line code rule selection for each channel, if need, is available by setting bit SINGn in **e-SING** to '1' (to activate bit CODEn in **e-CODE**) and programming bit CODEn to select line code rules in the corresponding channel: '0' for B8ZS/HDB3, while '1' for AMI. In this case, the value in bit CODE in **GCF** or pin CODE for global control is unaffected in the corresponding channel and only affect in other channels.

In dual rail mode, the decoder/encoder are bypassed. Bit CODE in **GCF**, bit CODEn in **e-CODE** and pin CODE are ignored.

The configuration of the Line Code Rule is summarized in Table-3.

#### Loss of Signal (LOS) Detection

The Loss of Signal Detector monitors the amplitude and density of the received signal on Receiver line before the transformer (measured on port A, B in Figure 12). The loss condition is reported by pulling pin LOSn to high. In the same time, LOS alarm registers track LOS condition. When LOS detected or cleared, an interrupt will generate if not masked. In host mode, the detection supports the ANSI T1.231 for T1 mode and ITU-G.775 and ETSI 300233 for E1 mode. In hardware mode, it only supports the ITU-G.775 and ANSI T1.231 specification.

Table-4 summarizes the conditions of LOS in clock recovery mode.

In data recovery mode, the LOS condition is cleared upon detecting the signal level exceeds 540mV.

During LOS, the RDPn/RDNn output the sliced data when bit AISE in

	Hardware Mode		HostMode					
	nai uwai e moue	CODE in GCF	CODEn in <b>e-CODE</b>	SINGn in <b>e-SINGn</b>	Line Code Rule			
CODE	Line Code Rule	0	0 / 1	0				
		0	0	1	All channels in HDB3/B8ZS			
	All channels in	1	0 / 1	0				
<b>–</b>	HDB3/B8ZS	1	1	1	All channels in AMI			
		0	1	1	CHn in AMI			
Н	All channels in AMI	1	0	1	CHn in HDB3/B8ZS			

### TABLE - 3. CONFIGURATION OF THE LINE CODE RULE

## TABLE - 4. LOS CONDITION IN CLOCK RECOVERY MODE

			STANDARD		Signal on
		ANSI T1.231 for T1	G.775 for E1	ETSI 300233 for E1	pin LOSn
LOS	Continuous	475	20	0040 (4)	
	Intervals	175	32	2048 (1 ms)	Н
Detected	Amplitude	below typ. 310mV (Vpp)	below typ. 310mV (Vpp)	below typ. 310mV (Vpp)	
		12.5% (16 marks in a sliding	12.5% (4 marks in a sliding	12.5% (4 marks in a sliding	
LOS	Density	128-bit period) with no more	32-bit period) with no more	32-bit period) with no more	
Cleared		than 99 continuous zeros	than 15 continuous zeros	than 15 continuous zeros	L
	Amplitude	exceed typ. 540mV (Vpp)	exceed typ.540mV (Vpp)	exceed typ. 540mV (Vpp)	

INDUSTRIAL TEMPERATURE RANGES

register **GCF** is 0 or output all ones as AIS (alarm indication signal) when bit AISE is set to 1; The RCLKn is replaced by MCLK only if the AISE is set.

## Alarm Indication Signal Detection (AIS)

Alarm Indication Signal is available only in host mode with clock recovery, as *Table-5* shows.

## **Error Detection**

The device can detects excessive zero, bipolar violations and B8ZS/ HDB3 code violations, refer to *figure-7*, *8*, 9. All the three kinds of errors

## TABLE - 5. AIS CONDITION

are reported in both host mode and hardware mode with HDB3/B8ZS line code rule is used. Moreover, in\_host mode, the expanded registers **e-CZER** and **e-CODV** are used to determine whether the excessive zero and code violation are reported respectively. When configured in AMI decoding mode, only bipolar violation can be reported.


The error detection is available only in single rail mode where the pin RDNn/CVn is used as error report output (CVn pin).

The configuration and report status of error detection are summarized in *Table*-6.

	ITU G.775 for E1 (register LAC defaulted to 0)	ETSI 300233 for E1 (register LAC is 1)	ANSI T1.231 for T1
AIS detected	Less than 3 zeros contained in each of two consecutive 512-bit stream are received	Less than 3 zeros contained in a 512-bit stream are received	Less than 9 zeros contained in a 8192-bit stream (a ones density of 99.9% over a period of 5.3ms) are received
AIS cleared	3 or more zeros contained in each of two consecutive 512-bit stream are received	3 or more zeros contained in a 512-bit stream are received	9 or more zeros contained in a 8192-bit stream are received

## TABLE - 6. ERROR DETECTION

Hardware Mode			Host Mode						
Line Code	Pin CVn Reports	Line Code	CODVn in <b>e-CODV</b>	CZERn in e-CZER	Pin CVn Reports				
AMI	<b>Bipolar Violation</b>	AMI	-	-	Bipolar Violation				
נחסוו	<b>Bipolar Violation</b>		0	0	Bipolar Violation + Code Violation				
HDB3	+ Code Violation + Excessive Zero		HDB3	0	1	Bipolar Violation + Code Violation + Excessive Zero			
/B8ZS		/B8ZS	1	0	Bipolar Violation				
			1	1	Bipolar Violation + Excessive Zero				



#### Figure - 7. AMI Bipolar Violation




Figure - 8. HDB3 Code Violation & Excessive Zero




Figure - 9. B8ZS Excessive Zero

#### TRANSMITTER

In transmit path, data in NRZ (non return to zero) format are clocked into the device on TDn and encoded by AMI or HDB3/B8ZS line code rules when single rail mode is configured or pre-encoded data in NRZ format are input on TDPn and TDNn when dual rail mode is configured. The data are sampled into the device on falling edges of TCLKn. Jitter attenuator, if enabled, is provided with a FIFO which the data to be transmitted are passing through. A low jitter clock is generated by an integral digital phase-locked loop and is used to read data from the FIFO. The shape of the pulses are user programmable to ensure that the T1/E1 pulse template is met after the signal is passed through different cable lengths or types. Bipolar violation, for diagnosing, can be inserted on pin BPVIn if AMI line code rule is enabled.

#### Waveform Shaper

T1 pulse template, specified in the DSX-1 Cross-Connect by ANSI T1.102, is illustrated in *Figure-10*. The device has built-in transmit waveform templates, corresponding to 5 levels of pre-equalization for cable of a length from 0 to 655ft with each increment of 133ft.

E1 pulse template, specified in ITU-T G.703, is shown in *Figure-11*. The device has built-in transmit waveform templates for cable of  $75\Omega$  or  $120\Omega$ .

Any one of the six built-in waveform can be chosen in both hardware mode and host mode.

Setting the pins TS[2:0] as *Table-7* in hardware mode can select the required waveform template for all the transmitters.

In host mode, the waveform template can be configured on perchannel basis. Bit TSIA[2:0] in register **TSIA** is used to select the channel and bit TS[2:0] in register **TS** is to select the required waveform template. Refer to *Register Description* for details. The built-in waveform shaper use an internal high frequency clock which is 16XMCLK as clock reference. This function will be bypassed when MCLK is unavailable.




Figure - 10. DSX-1 Waveform Template




Figure - 11. CEPT Waveform Template

#### TABLE - 7. BUILT-IN WAVEFORM TEMPLATE SELECTION

#### **Bipolar Violation Insertion**

When configured in single rail mode 2 with AMI line code enabled, pin TDNn/BPVIn is used as BPVI input. A low-to-high transition on this pin inserts a bipolar violation on the next available mark in the transmit data stream. Sampling occurs on the falling edge of TCLK. But in TAOS with analog loopback mode, remote loopback mode and inband loopback mode, the BPVI is disabled. In TAOS with digital loopback mode, the BPVI is looped back to system side, so the data to be transmitted on TTINGn and TRINGn are all ones with no bipolar violation.

#### JITTER ATTENUATOR

The jitter attenuator is provided for narrow-band width jitter transfer and can be selected to work either in transmit path or in receive path or not used. The selection is accomplished by setting pin JAS in hardware mode or configuring bits JACF1 and JACF0 in register **GCF** in host mode which are both effected to all eight channels.

For applications which require line synchronization, the line clock is need to be extracted for the internal synchronization, the jitter attenuator is set in the receive path. Another use of the jitter attenuator is to provide clock smoothing in the transmit path for applications such as synchronous/asynchronous demultiplexing applications. In these applications, TCLK will have an instantaneous frequency that is higher than the nominal T1/E1 data rate and in order to set the average long-term TCLK frequency within the transmit line rate specifications, periods of TCLK are suppressed (gapped).

The jitter attenuator integrates a FIFO which can accommodate a gapped TCLK. In host mode, the FIFO length can be 32 X 2 or 64 X 2 bits by programming bit JADP in **GCF.** In hardware mode, it is fixed to 64 X 2 bits. The FIFO length determines the maximum permissible gap width (see *table-8*), exceeding these values will cause FIFO overflow or underflow. The data is 16 or 32 bits' delay through the jitter attenuator in the corresponding transmit or receive path. The constant delay feature is crucial for the applications requiring "hitless" switching.

In host mode, bit JABW in **GCF** determines the jitter attenuator 3dB corner frequency (fc) for both T1 and E1. In hardware mode, the fc is fixed to 2.5Hz for T1 or 1.7Hz for E1. Generally, the lower the fc is, the higher the attenuation. However, lower fc comes at the expense of increased acquisition time. Therefore, the optimum fc is to optimize both the attenuation and the acquisition time. In addition, the longer FIFO length results in an increased throughput delay and also influences the 3dB corner frequency. Generally, it's recommended to use the lower

TS2	TS1	TS0	Service	Clock Rate	Cable Length	Maximum Cable Loss (dB) <sup>1</sup>
0	0	0	E1	2.048 MHz	120 $\Omega$ / 75 $\Omega$ Cable	_
0	0	0		2.040 1011 12	120 22 / 75 22 Cable	-
0	0	1			Deserved	
0	1	0	1		Reserved	
0	1	1			0 - 133ft. ABAM	0.6
1	0	0		1 5 4 4	133 - 266ft. ABAM	1.2
1	0	1	T1	1.544 MHz	266 - 399ft. ABAM	1.8
1	1	0			399 - 533ft. ABAM	2.4
1	1	1	Ī		533 - 655ft. ABAM	3.0

NOTE:

1. Maximum cable loss at 772 KHz

corner frequency and the shortest FIFO length that can still meet jitter attenuation requirements.

### **TABLE - 8. GAP WIDTH LIMITATION**

FIFO Length	Max. Gap Width				
64 bit	56 UI				
32 bit	28 UI				

## **TABLE - 9. OUTPUT JITTER SPECIFICATION**

T1	E1
AT&T Pub 62411	ITU-T G.736
GR-253-CODE	ITU-T G.742
	ITU-T G.783
TR-TSY-000009	ETSI CTR 12/13

## **TABLE - 10. TRANSFORMER SPECIFICATIONS**

#### LINE INTERFACE CIRCUITRY

The transmit and receive interface RTIP/RRING and TTIP/TRING connections provide a matched interface to the cable. *Figure-12* shows the appropriate external components to connect with the cable for one transmit/receive channel. *Table-11* summarizes the component values based on the specific application.

## TRANSMIT DRIVER POWER SUPPLY

All transmit driver power supplies must be 5.0V or 3.3V.

In E1 mode, despite of the power supply voltage, the  $75\Omega/120\Omega$  lines are driven through  $9.5\Omega$  series resistors and a 1:2 transformer.


In T1 mode, when 5.0V is selected,  $100\Omega$  lines are driven through 9.1 $\Omega$  series resistors and a 1:2 transformer. When 3.3V,  $100\Omega$  lines are driven through a 1:2 transformer. To optimize the power consumption of the device, series resistors are removed in this case.

However, in harsh cable environment, series resistors are required to improve the transmit return loss performance and protect the device from surges coupling into the device.

Electrical Specification @ 25 °C											
Part No.		Turns Ratio (Pri: sec±2%)		OCL @ 25°C (mH MIN)		L <sub>L</sub> (µHMAX)		C <sub>ww</sub> (pF MAX)		Package/	
STD Temp.	EXT Temp.	Transmit	Receive	Transmit	Receive	Transmit	Receive	Transmit	Receive	Schematic	
T1124	T1114	1:2CT	1CT:2	1.2	1.2	.6	.6	35	35	TOU/3	

## TABLE - 11. EXTERNAL COMPONENTS VALUES

Commonst	E1		T1				
Component	75 <b>WCoax</b>	120WTwisted Pair	100WTwisted Pair VDDT = 5.0V	100WTwisted Pair VDDT = 3.3V			
R <sub>T</sub>	$9.5\Omega\pm1\%$ $9.5\Omega\pm1\%$		$9.1\Omega\pm1\%$	0Ω			
R <sub>R</sub>	$9.31\Omega\pm1\%$	$15\Omega\pm1\%$	$12.4\Omega \pm 1\%$	$12.4\Omega \pm 1\%$			
Ср	22	00pf	1000pf				
D1 - D4	Nihon Inter Electronics - EP05Q03L, 11EQS03L, EC10QS04, EC10QS03L; Motorola - MBR0540T1						



#### NOTE:

1. Pulse T1124 transformer is recommended to use in Standard (STD) operating temperature range (0° to 70°C), while Pulse T1114 transformer is recommended to use in Extended (EXT) operating temperature range is -40° to +85°C. See Transformer Specifications Table for details.

2. Typical value. Adjust for actual board parasitics to obtain optimum return loss.

3. Common decoupling capacitor for all VDDT and GNDT pins.

#### Figure - 12. External Transmit/Receive Line Circuitry

#### POWER DRIVER FAILURE MONITOR

An internal power Driver Failure Monitor (DFM), parallelly connected with TTIPn and TRINGn, can detect short circuit failure in the secondary side of transformer. This feature is available only in host mode with no transmit series resistors, i.e. in T1 mode with VDDT is 3.3V.

Bit SCPB in Register **GCF** decides whether the output driver shortcircuit protection is enabled. (*Refer to Programming Information*). When it is enabled, the max driver's output current is limited to 150mA.

#### LINE PROTECTION

In transmit side, the Schottky diodes D1~D4 are required to protect the line driver and improve the design robustness. In receive side, the series resistors of 1k $\Omega$  are used to protect the receiver against current surges coupled in the device. It does not affect the receiver sensitivity, since the receiver impedance is as high as 120k $\Omega$  typically.

## **HITLESS PROTECTION SWITCHING (HPS)**

The IDT82V2048 tranceivers include an output driver tristatability feature for T1/E1 redundancy applications. This feature greatly reduces the cost of implementing redundancy protection by eliminating external relays. Details of HPS will be described in relative Application Note.

#### RESET

Writing register **RS** can cause software reset by initiating about 1µs reset cycle. This operation set all the registers to their default value.

#### POWER UP

During power up, an internal reset signal sets all the registers to default values. This procedure takes at least 2 machine cycles.

#### POWER DOWN

Each transmitter channel will be power down by pulling pin TCLKn to low for more than 64 MCLK cycles (if MCLK is available) or about 30us (when MCLK is not availabe). Each transmitter channel will also be power down by setting bit TPDNn in **e-TPDN** to 1.

All the receivers will power down when MCLK is Low. When MCLK is clocked or High, setting bit RPDNn in **e-RPDN** to '1' will configure the corresponding receiver to power down.

#### **INTERFACE WITH 5V LOGIC**

The IDT82V2048 can interface directly with 5V TTL family devices. The internal input pads are tolerant to 5V output from TTL and CMOS family devices.

#### LOOPBACK MODE

The device provides five different diagnostic loopback configurations: Digital Loopback, Analog Loopback, Remote Loopback, Dual Loopback and Inband Loopback. In host mode, these functions are implemented by programming the registers **DLB**, **ALB**, **RLB** or Inband Loopback register group. In hardware mode, only analog loopback and remote loopback can be selected by pulling pin LPn to High and Low respectively.

#### **Digital Loopback**

By programming the bits of register **DLB**, each channel of the device can be set in Local Digital Loopback. In this configuration, the data and clock to be transmitted, after passing the encoder, is looped back to jitter attenuator (if enabled) and decoder in the receive path, then output on RCLKn, RDn/RDPn and CVn/RDNn. The data to be transmitted are still output on TTIPn and TRINGn while the data received on RTIPn and RRINGn are ignored. The Loss Detector is still in use. *Figure-13* shows the process.

#### Analog Loopback

By programming the bits of **ALB** register or pulling pin LPn to High, each channel of the device can be set in Analog Loopback. In this configuration, the data to be transmitted output from the line driver are internally looped back to the slicer and peak detector in the receive path and output on RCLKn, RDn/RDPn and CVn/RDNn. The data to be transmitted are still output on TTIPn and TRINGn while the data received on RTIPn and RRINGn are ignored. The Loss Detector is still in use. *Figure-14* shows the process.

The TTIPn and RTIPn, TRINGn and RRINGn cannot be connected directly to do the external analog loopback test. Line impedance loading is required to connduct the external analog loopback test.

#### Remote Loopback

By programming the bits of **RLB** register or pulling pin LPn to Low, each channel of the device can be set in Remote Loopback. In this configuration, the data and clock recovered by the Clock and Data Recovery circuits are looped to waveform shaper and output on TTIPn and TRINGn. The jitter attenuator is also included in loopback when enabled in the transmit or receive path. The received data and clock are still output on RCLKn, RDn/RDPn and CVn/RDNn while the data to be transmitted on TCLKn, TDn/TDPn and BPVIn/TDNn are ignored. The Loss Detector is still in use. *Figure-15* shows the process.

#### **Dual Loopback**


Dual Loopback mode is set by setting both bit DLBn in register **DLB** and bit RLBn in register **RLB** to '1'. In this configuration, after passing the encoder, the data and clock to be transmitted are looped back to decoder directly and output on RCLKn, RDn/RDPn and CVn/RDNn. The recovered data from RTIPn and RRINGn are looped back to waveform shaper through JA (if selected) and output on TTIPn and TRINGn. The Loss Detector is still in use. *Figure-16* shows the process.

#### Transmit All Ones


In hardware mode, the TAOS mode is set by pulling TCLKn High for more than 16 MCLK cycles. In host mode, TAOS mode is set by programming register **TAO**. In addition, automatic TAO signals are inserted by setting register **ATAO** when Loss of Signal occurs. Note that the TAOS generator adopts MCLK as a timing reference. In order to assure that the output frequency is within specification limits, MCLK must have the applicable stability.

This TAOS mode and Digital Loopback or Analog Loopback can be configured simultaneously.


Figure-17 shows their process.



## Figure - 13. Digital Loopback



## Figure - 14. Analog Loopback



#### Figure - 15. Remote Loopback







Figure - 16. Dual Loopback









INDUSTRIAL TEMPERATURE RANGES




Figure - 17c. TAOS with Analog Loopback

#### Inband Loopback

Inband Loopback is a function that facilitates the system remote diagnosis. When this function is enabled, the chip will detect or generate the Inband Loopback Code. There are two kinds of Inband Loopback Code:Active Code and Deactive Code. If the Active Code is received from the far end in a continuous 5.1 second, the chip can go into Remote Loopback Mode (Figure-15) automatically. If the Deactive Code is received from the far end in a continuous 5.1 second, the chip can quit from the Remote Loopback mode automatically. The chip can also send the Active Code and Deactive Code to the far end. Two function blocks realize the Inband Loopback : IBLC Detector (Inband Loopback Code Detector) and IBLC Generator (Inband Loopback Code Generator).

The detection of Inband Loopback Code is enabled by LBDE (bit 5, e-LBCF register). If ALBE (bit 4, e-LBCF register) is set to 1, the chip will go into or quit from the Remote Loopback mode automatically based on the receipt of Inband Loopback Code. The length of the Active Code is defined in LBAL[1:0] (bit 3-2, e-LBCF register); and the length of the Deactive Code is defined in the LBDL[1:0] (bit 1-0, e-LBCF register). The pattern of the Active Code is defined in the e-LBAC register, and the pattern of the Deactive Code is defined in the e-LBDC register. The above settings are globally effective for all the eight channels. The presence of Inband Loopback Code in each channel is reflected timely in the e-LBS register. Any transition of each bit in the e-LBS register will be reflected in the e-LBI register, and if enabled in the e-LBM register, will generate an interrupt. The required sequence of programming the Inband Loopback Code detection is : First, set the e-LBAC and e-LBDC registers, followed by the e-LBM register. Finally, to activate Inband Loopback detection, set the **e-LBCF** register.

The Inband Loopback Code Generator use the same registers as the Inband Loopback Detector to define the length and pattern of Active Code and Deactive Code. The length and pattern of the generated Active Code and Deactive Code can be different from the detected Active Code and Deactive Code. The **e-LBGS** register determines sending Active Code or Deactive Code, and the **e-LBGE** acts as a switch button to start or stop the sending of Inband Loopback Code to the selected channels. Before sending Inband Loopback Code, users should be sure that the **e-LBCF** register, the **e-LBAC** register, the **e-LBDC** register and the **e-LBSG** register are configured properly. The required sequence for configuring the Inband Loopback Generator is: First, set the **e-LBAC** and **e-LBDC** registers, followed by the **e-LBCF** register. Then, to select the Inband Loopback generator set **e-LBGS** and then **e-LBGE**.

The Inband Loopback Detection and the Inband Loopback Genera-

tion can not be used simultaneously. The Inband Loopback Code is compatible with the specifications in T1.403, TA-TSY-000312 and TR-TSY-000303.

Example: 5-bit Loop-up/Loop-Down Detection (w/o interrupts):

(see note in register description for e-LBAC)

Loop-up code: 11000

Loop-down code : 11100

Set (in this order)

e-LBDC (0x0A) = 0xE7 (11100111)

e-LBCF (0x08) = 0x30

Example: 5-bit Loop-up/Loop-down Activation on Channel 1 (w/o interrupts):

Loop-up code: 11000 Loop-down code : 11100 Set (in this order) e-LBAC (0x09) = 0xC6 (11000110) e-LBDC (0x0A) = 0xE7 (11100111) e-LBCF (0x08) = 0x00 e-LBGS (0x0E) = 0x00 e-LBGE (0x0F) = 0x02

#### HOST INTERFACES


The host interface provides access to read and write the registers in the device. The interface consists of serial host interface and parallel host interface. By pulling pin MODE2 to VDDIO/2 or to High, the device can be set to work in serial mode and in parallel mode respectively.

#### **Parallel Host Interface**

The interface is compatible with Motorola or Intel host. Pins MODE1 and MODE0 are used to select the operating mode of the parallel host interface. When pin MODE1 is pulled to Low, the host uses separate address bus and data bus. When High, multiplexed address/data bus is used. When pin MODE0 is pulled to Low, the parallel host interface is configured for Motorola compatible hosts. When High, for Intel compatible hosts. This is well described in the *Pin Description*. The host interface pins in each operation mode is tabulated in *Table-12*.

## **TABLE - 12. PARALLEL HOST INTERFACE PINS**

MODE[2:0]	Host interface	Generic control, data, and output pin name
100	Non-multiplexed Motorola interface	CS, ACK, DS, R/W, AS, A[4:0], D[7:0], INT
101	Non-multiplexed Intel interface	CS, RDY, WR, RD, ALE, A[4:0], D[7:0], INT
110	Multiplexed Motorola interface	CS, ACK, DS, R/W, AS, AD[7:0], INT
111	Multiplexed Intel interface	CS, RDY, WR, RD, ALE, AD[7:0], INT



#### NOTE:

1. While R/W=1, read from IDT82V2048; While R/W=0, write to IDT82V2048.

2. Ignored.



## Serial Host Interface

By pulling pin MODE2 to VDDIO/2, the device operates in the serial host Mode. In this mode, the registers are accessible through a 16-bit word which contains an 8-bit command/address byte (bit R/W and 5-address-bit A1~A5, A6 and A7 are ignored) and a subsequent 8-bit data byte (D0~D7). When bit R/W is 1, data is read out at pin SDO. When bit R/W is 0, data is written into pin SDI to the register which is indicated by address bits A5~A1.

## **INTERRUPT HANDLING**

#### Interrupt Sources

There are four kinds of interrupt sources:

1. Status change in the **LOS** (Loss of Signal) Status Register(04H). The analog/digital loss of signal detector continuously monitors the received signal to update the specific bit in **LOS** which indicates presence or absence of a LOS condition.

2. Status change in the **DF** (Driver Fault) Status Register(05H). The automatic power driver circuit continuously monitors the output drivers signal to update the specific bit in **DFM** which indicates presence or absence of a secondary driver short circuit condition.

3. Status change in the **AIS** (Alarm Indication Signal) Status Register(13H). The AIS detector monitors the received signal to update the specific bit in **AIS** which indicates presence or absence of a AIS condition.

4. Status change in the **e-LBS** (Inband Loopback Code Receive) Status Register, (expanded 0BH). The IBLC detector monitors the inband loopback activation or deactivation code in received signal to update the specific bit in **e-LBS** which indicates presence or absence of an inband loopback condition.




Figure - 19. Interrupt Service Routine

#### Interrupt Enable

The IDT82V2048 provides a latched interrupt output ( $\overline{INT}$ ) and the four kinds of interrupts are all reported by this pin. When the Interrupt Mask register (**LOSM**, **DFM**, **AISM** and **e-LBM**) is set to '1', the Interrupt Status register (**LOSI**, **DFI**, **AISI** and **e-LBI**) is enabled respectively. Whenever there is a transition ('0' to '1' or '1' to '0') in the corresponding Status register, the Interrupt Status register will change into '1', which means an interrupt occurs, and there will be a transition from high to low on  $\overline{INT}$ . An external pull-up resistor of approximately  $10k\Omega$  is required to support the wire-OR operation of  $\overline{INT}$ . When any of the four Interrupt Mask registers is set to '0' (the power-on default value is '0'), the corresponding Interrupt Status register is disabled and the transition on status register is ignored.

#### Interrupt Clearing

When an interrupt occurs, the Interrupt Status registers (LOSI, DFI, AISI and e-LBI) are read to identify the interrupt source. And these registers will be cleared to '0' after the corresponding Status register (LOS, DF, AIS and e-LBS) being read. The Status registers will be cleared once the corresponding conditions are met.

Pin INT is pulled High when there are no pending interrupt left. The interrupt handling in the interrupt service routine is showed *Figure-19*.

## **G.772 MONITORING**

The eight channels of IDT82V2048 can all be configured to work as regular transceivers. In applications using only seven channels (channels 1 to 7), channel 0 is configured to non-intrusively monitor any of the other channels' inputs or outputs on the line side. The monitoring is non-intrusive per ITU-T G.772. Figure-20 shows the Monitoring Principle. The receiver or transmitter path to be monitored is configured by pin MC[0:3] in hardware mode or by **PMON** in host mode (refer to **Programming Information** for details).

The signal which is monitored goes through the clock and data recovery circuit of channel 0. The monitored clock can output on RCLK0 which can be used as a timing interfaces derived from E1 signal. The monitored data can be observed digitally at the output pin RCLK0, RD0/RDP0 and RDN0. LOS detector is still in use in channel 0 for the monitored signal.

In monitoring mode, channel 0 can be configured to the Remote Loopback. The signal which is being monitored will output on TTIP0 and TRING0. The output signal can then be connected to a standard test equipment with an E1 electrical interface for non-intrusive monitoring.




Figure - 20. Monitoring Principle

## **PROGRAMMING INFORMATION**

### **REGISTER LISTAND MAP**

There are 23 primary registers (including an Address Pointer Control Register), including 16 expanded registers in the device.

Whatever the control interface is, 5 address bits are used to set the registers. In non-multiplexed parallel interface mode, the five dedicated address bits are A[4:0]. In multiplexed parallel interface mode, AD[4:0] carries the address information. In serial interface mode, A[5:1] are used

### TABLE - 13. PRIMARY REGISTER LIST

to address the register.

**The Address Pointer Control Register/(DDP**), addressed as 11111 or 1F Hex, switches between primary registers bank and expanded registers bank.

By setting the content of **ADDP** to AAH, the 5 address bits point to the expanded register bank, that is, 16 expanded registers are then available to access. By clearing ADDP, the primary registers are accessible again.

Address									
Hex	serial interface A7-A1	parallel interface A7-A0	Register	R/W	Explanation				
00	XX00000	XXX00000	ID	R	Device ID Register				
01	XX00001	XXX00001	ALB	R/W	Analog Loopback Configuration Register				
02	XX00010	XXX00010	RLB	R/W	Remote Loopback Configuration Register				
03	XX00011	XXX00011	TAO	R/W	Transmit All One Code Configuration Register				
04	XX00100	XXX00100	LOS	R	Loss of Signal Status Register				
05	XX00101	XXX00101	DF	R	Driver Fault Status Register				
06	XX00110	XXX00110	LOSM	R/W	LOS Interrupt Mask Register				
07	XX00111	XXX00111	DFM	R/W	Driver Fault Interrupt Mask Register				
08	XX01000	XXX01000	LOSI	R	LOS Interrupt Status Register				
09	XX01001	XXX01001	DFI	R	Driver Fault Interrupt Status Register				
0A	XX01010	XXX01010	RS	W	Software Reset Register				
0B	XX01011	XXX01011	PMON	R/W	Performance Monitor Configuration Register				
0C	XX01100	XXX01100	DLB	R/W	Digital Loopback Configuration Register				
0D	XX01101	XXX01101	LAC	R/W	LOS/AIS Criteria Configuration Register				
0E	XX01110	XXX01110	ΑΤΑΟ	R/W	Automatic TAO Configuration Register				
0F	XX01111	XXX01111	GCF	R/W	Global Configuration Register				
10	XX10000	XXX10000	TSIA	R/W	Indirect Address Register for Transmit Template Select				
11	XX10001	XXX10001	TS	R/W	Transmit Template Select Register				
12	XX10010	XXX10010	OE	R/W	Output Enable Configuration Register				
13	XX10011	XXX10011	AIS	R	AIS Status Register				
14	XX10100	XXX10100	AISM	R/W	AIS Interrupt Mask Register				
15	XX10101	XXX10101	AISI	R	AIS Interrupt Status Register				
16	XX10110	XXX10110	]						
17	XX10111	XXX10111							
18	XX11000	XXX11000							
19	XX11001	XXX11001	l						
1A	XX11010	XXX11010			Reserved				
1B	XX11011	XXX11011							
1C	XX11100	XXX11100	l						
1D	XX11101	XXX11101							
1E	XX11110	XXX11110							
1F	XX11111	XXX11111	ADDP	R/W	Address pointer control Register for switching between primary register bank and expanded register bank				

## TABLE - 14. EXPANDED (INDIRECTADDRESS MODE) REGISTER LIST

	Addre				
Hex	serial interface A7-A1	parallel interface A7-A0	Register	R/W	Explanation
00	XX00000	XXX00000	e-SING	R/W	Single Rail Mode Setting Register
01	XX00001	XXX00001	e-CODE	R/W	Encoder/Decoder Selection Register
02	XX00010	XXX00010	e-CRS	R/W	Clock Recovery Enable/Disable Register
03	XX00011	XXX00011	e-RPDN	R/W	Receiver n Powerdown Enable/Disable Register
04	XX00100	XXX00100	e-TPDN	R/W	Transmitter n Powerdown Enable/Disable Register
05	XX00101	XXX00101	e-CZER	R/W	Consecutive Zero Detect Enable/Disable Register
06	XX00110	XXX00110	e-CODV	R/W	Code Violation Detect Enable/Disable Register
07	XX00111	XXX00111	e-EQUA	R/W	Enable Equalizer Enable/Disable Register
08	XX01000	XXX01000	e-LBCF	R/W	Inband Loopback Configuration Register
09	XX01001	XXX01001	e-LBAC	R/W	Inband Loopback Activation Code Register
0A	XX01010	XXX01010	e-LBDC	R/W	Inband Loopback Deactivation Code Register
0B	XX01011	XXX01011	e-LBS	R	Inband Loopback Code Receive Status Register
0C	XX01100	XXX01100	e-LBM	R/W	Inband Loopback Interrupt Mask Register
0D	XX01101	XXX01101	e-LBI	R	Inband Loopback Interrupt Status Register
0E	XX01110	XXX01110	e-LBGS	R/W	Inband Loopback Activation/Deactivation Code Generator Selection Register
0F	XX01111	XXX01111	e-LBGE	R/W	Inband Loopback Activation/Deactivation Code Generator Enable Register
10	XX10000	XXX10000			
11	XX10001	XXX10001			
12	XX10010	XXX10010			
13	XX10011	XXX10011			
14	XX10100	XXX10100			
15	XX10101	XXX10101			
16	XX10110	XXX10110			
17	XX10111	XXX10111			Test
18	XX11000	XXX11000			
19	XX11001	XXX11001			
1A	XX11010	XXX11010			
1B	XX11011	XXX11011	]		
1C	XX11100	XXX11100	1		
1D	XX11101	XXX11101	1		
1E	XX11110	XXX11110	1		
1F	XX11111	XXX11111	ADDP	R/W	Address pointer control register for switching between primary register bank and expanded register bank

## TABLE - 15. PRIMARY REGISTER MAP

Register	Address R/W Default	b7	b6	b5	b4	b3	b2	b1	b0
ID	00 Hex R/W	ID 7 R	ID 6 R	ID 5 R	ID 4 R	ID 3 R	ID 2 R	ID 1 R	ID 0 R
	Default	0	0	0	1	0	0	0	0
ALB	01 Hex	ALB 7	ALB 6	ALB 5	ALB 4	ALB 3	ALB 2	ALB 1	ALB 0
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
	Default	0	0	0	0	0	0	0	0
RLB	02 Hex	RLB 7	RLB 6	RLB 5	RLB 4	RLB 3	RLB 2	RLB 1	RLB 0
	R/W Default	R/W 0	R/W 0						
ΤΑΟ	03 Hex	TAO 7	TAO 6	TAO 5	TAO 4	TAO 3	TAO 2	TAO 1	TAO 0
	R/W Default	R/W 0	R/W 0						
LOS	04 Hex	LOS 7	LOS 6	LOS 5	LOS 4	LOS 3	LOS 2	LOS 1	LOS 0
200	RW	R	R	R	R	R	R	R	R
	Default	0	0	0	0	0	0	0	0
DF	05 Hex	DF 7	DF 6	DF 5	DF 4	DF 3	DF 2	DF 1	DF 0
	R/W	R	R	R	R	R	R	R	R
	Default	0	0	0	0	0	0	0	0
LOSM	06 Hex	LOSM 7	LOSM 6	LOSM 5	LOSM 4	LOSM 3	LOSM 2	LOSM 1	LOSM 0
	R/W Default	R/W 0	R/W 0						
DFM	07 Hex	DFM 7	DFM 6	DFM 5	DFM 4	DFM 3	DFM 2	DFM 1	DFM 0
51 m	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
	Default	0	0	0	0	0	0	0	0
LOSI	08 Hex	LOSI 7	LOSI 6	LOSI 5	LOSI 4	LOSI 3	LOSI 2	LOSI 1	LOSI 0
	RW	R	R	R	R	R	R	R	R
DFI	Default	0 DFI 7	0 DFI 6	0 DFI 5	0 DFI 4	0 DFI 3	0 DFI 2	0 DFI 1	
טרו	09 Hex R/W	R	R	R	R DFI4	R	R	R	DFI 0 R
	Default	0	0	0	0	0	0	0	0
RS	0A Hex	RS 7	RS 6	RS 5	RS 4	RS 3	RS 2	RS 1	RS 0
	W	W	W	W	W	W	W	W	W
	Default	1	1	1	1	1	1	1	1
PMON	0B Hex	-	-	-	-	MC 3	MC 2	MC 1	MC 0
	R/W Default	R/W 0	R/W 0						
DLB	0C Hex	DLB 7	DLB 6	DLB 5	DLB 4	DLB 3	DLB 2	DLB 1	DLB 0
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
1.4.0	Default	0	0	0	0	0	0	0	0
LAC	0D Hex R/W	LAC 7 R/W	LAC 6 R/W	LAC 5 R/W	LAC 4 R/W	LAC 3 R/W	LAC 2 R/W	LAC 1 R/W	LAC 0 R/W
	Default	0	0	0	0	0	0	0	0
ΑΤΑΟ	0E Hex	ATAO 7	ATAO 6	ATAO 5	ATAO 4	ATAO 3	ATAO 2	ATAO 1	ATAO 0
	RW	R/W	R/W						
COF	Default	0							
GCF	0F Hex R/W	- R/W	AISE R/W	SCPB R/W	CODE R/W	JADP R/W	JABW R/W	JACF 1 R/W	JACF 0 R/W
	Default	0	0	0	0	0	0	0	0

## TABLE - 15. PRIMARY REGISTER MAP (CONTINUED)

	Address								
Register	R/W Default	b7	b6	b5	b4	b3	b2	b1	b0
TSIA	10 Hex	-	-	-	-	-	TSIA 2	TSIA 1	TSIA 0
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
	Default	0	0	0	0	0	0	0	0
TS	11 Hex	-	-	-	-	-	TS 2	TS 1	TS 0
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
	Default	0	0	0	0	0	0	0	0
OE	12 Hex	OE 7	OE 6	OE 5	OE 4	OE 3	OE 2	OE 1	OE 0
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
	Default	0	0	0	0	0	0	0	0
AIS	13 Hex	AIS 7	AIS 6	AIS 5	AIS 4	AIS 3	AIS 2	AIS 1	AIS 0
	R/W	R	R	R	R	R	R	R	R
	Default	0	0	0	0	0	0	0	0
AISM	14 Hex	AISM 7	AISM 6	AISM 5	AISM 4	AISM 3	AISM 2	AISM 1	AISM 0
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
	Default	0	0	0	0	0	0	0	0
AISI	15 Hex	AISI 7	AISI 6	AISI 5	AISI 4	AISI 3	AISI 2	AISI 1	AISI 0
	R/W	R	R	R	R	R	R	R	R
	Default	0	0	0	0	0	0	0	0
ADDP	1F Hex	ADDP 7	ADDP 6	ADDP 5	ADDP 4	ADDP 3	ADDP 2	ADDP 1	ADDP 0
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
	Default	0	0	0	0	0	0	0	0

## TABLE - 16. EXPANDED (INDIRECTADDRESS MODE) REGISTER MAP

	Address								
Register	R/W Default	b7	b6	b5	b4	b3	b2	b1	b0
e-SING	00 Hex	SING 7	SING 6	SING 5	SING 4	SING 3	SING 2	SING 1	SING 0
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
	Default	0	0	0	0	0	0	0	0
e-CODE	01 Hex	CODE 7	CODE 6	CODE 5	CODE 4	CODE 3	CODE 2	CODE 1	CODE 0
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
050	Default	0	0	0	0	0	0	0	0
e-CRS	02 Hex	CRS 7	CRS 6	CRS 5	CRS 4	CRS 3	CRS 2	CRS 1	CRS 0
	R/W	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
e-RPDN	Default 03 Hex	RPDN 7	RPDN 6	RPDN 5	RPDN 4	RPDN 3	RPDN 2	RPDN 1	RPDN 0
e-redn	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
	Default	0	0	0	0	0	0	0	0
e-TPDN	04 Hex	TPDN 7	TPDN 6	TPDN 5	TPDN 4	TPDN 3	TPDN 2	TPDN 1	TPDN 0
0 II DI	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
	Default	0	0	0	0	0	0	0	0
e-CZER	05 Hex	CZER 7	CZER 6	CZER 5	CZER 4	CZER 3	CZER 2	CZER 1	CZER 0
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
	Default	0	0	0	0	0	0	0	0
e-CODV	06 Hex	CODV 7	CODV 6	CODV 5	CODV 4	CODV 3	CODV 2	CODV 1	CODV 0
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
	Default	0	0	0	0	0	0	0	0
e-EQUA	07 Hex	EQUA 7	EQUA 6	EQUA 5	EQUA 4	EQUA 3	EQUA 2	EQUA 1	EQUA 0
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
	Default	0	0	0	0	0	0	0	0
e-LBCF	08 Hex	-	-	LBDE	ALBE	LBAL 1	LBAL 0	LBDL 1	LBDL 0
	R/W	R/W 0	R/W 0	R/W 0	R/W 0	R/W	R/W 0	R/W 0	R/W 0
	Default	LBAC 7	LBAC 6	LBAC 5	LBAC 4	0 LBAC 3	LBAC 2	LBAC 1	
e-LBAC	09 Hex R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	LBAC 0 R/W
	Default	0	0	0	0	0	0	0	0
e-LBDC	0A Hex	LBDC 7	LBDC 6	LBDC 5	LBDC 4	LBDC 3	LBDC 2	LBDC 1	LBDC 0
0 2000	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
	Default	0	0	0	0	0	0	0	0
e-LBS	0B Hex	LBS 7	LBS 6	LBS 5	LBS 4	LBS 3	LBS 2	LBS 1	LBS 0
	R	R	R	R	R	R	R	R	R
	Default	0	0	0	0	0	0	0	0
e-LBM	0C Hex	LBM 7	LBM 6	LBM 5	LBM 4	LBM 3	LBM 2	LBM 1	LBM 0
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
	Default	0	0	0	0	0	0	0	0
e-LBI	0DHex	LBI 7	LBI 6	LBI 5	LBI 4	LBI 3	LBI 2	LBI 1	LBI 0
	R/W	R	R	R	R	R	R	R	R
	Default	0	0	0	0	0	0	0	0
e-LBGS	0E Hex R/W	LBGS 7	LBGS 6	LBGS 5	LBGS 4	LBGS 3	LBGS 2	LBGS 1	LBGS 0
	R/W Default	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
e-LBGE	0F Hex	LBGE 7	LBGE 6	LBGE 5	LBGE 4	LBGE 3	LBGE 2	LBGE 1	LBGE 0
C-LDGE	ог пех R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
	Default	0	0	0	0	0	0	0	0
	1F Hex	ADDP 7	ADDP 6	ADDP 5	ADDP 4	ADDP 3	ADDP 2	ADDP 1	ADDP 0
ADDP	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
	Default	0	0	0	0	0	0	0	0

## **REGISTER DESCRIPTION**

## **Primary Register Description**

ID: Device ID Register (R, Address = 00 Hex)

Symbol	Position	Default	Description
ID[7:0]	ID.7-0	10 H	An 8-bit word is pre-set into the device as the identification and revision number. This number is different with the functional changes and is mask programmed.

**ALB**: Analog Loopback Configuration Register (R/W, Address = 01 Hex)

[	Symbol	Position	Default	Description
	ALB[7:0]	ALB.7-0	00 H	0 = Normal operation. (Default) 1 = Analog Loopback enabled.

## **RLB**: Remote Loopback Configuration Register (R/W, Address = 02 Hex)

Symbol	Position	Default	Description
RLB[7:0]	RLB.7-0	00 H	0 = Normal operation. (Default) 1 = Remote Loopback enabled.

## TAO: Transmit All One Code Configuration Register (R/W, Address = 03 Hex)

Symbol	Position	Default	Description
TAO[7:0]	TAO.7-0	00 H	0 = Normal operation. (Default) 1 = Transmit all one code.

**LOS**: Loss of Signal Status Register (R, Address = 04 Hex)

Symbol	Position	Default	Description
LOS[7:0]	LOS.7-0	00 H	0 = Normal operation. (Default) 1 = Loss of signal detected.

### **DF**: Driver Fault Status Register (R, Address = 05 Hex)

Symbol	Position	Default	Description
DF[7:0]	DF.7-0	00 H	0 = Normal operation. (Default) 1 = Driver fault detected. Note that DF is available only in T1 mode with 3.3V (without transmit series resistors).

**LOSM** : Loss of Signal Interrupt Mask Register (R/W, Address = 06 Hex)

Symbol	Position	Default	Description
LOSM[7:0]	LOSM.7-0	00 H	0 = LOS interrupt is not allowed. (Default) 1 = LOS interrupt is allowed.

## **DFM**: Driver Fault Interrupt Mask Register (R/W, Address = 07 Hex)

Symbol	Position	Default	Description
DFM[7:0]	DFM.7-0	00 H	0 = Driver fault interrupt is not allowed. (Default) 1 = Driver fault interrupt is allowed.

INDUSTRIAL TEMPERATURE RANGES

## LOSI: Loss of Signal Interrupt Status Register (R, Address = 08 Hex)

Symbol	Position	Default	Description
LOSI[7:0]	LOSI.7-0	00 H	0 = (Default). Or after a <b>LOS</b> read operation. 1 = Any transition on <b>LOSn</b> (Corresponding <b>LOSMn</b> is set to 1).

**DFI**: Driver Fault Interrupt Status Register (R, Address = 09 Hex)

Symbol	Position	Default	Description
DFI[7:0]	DFI.7-0	00 H	0 = (Default). Or after a <b>DF</b> read operation. 1 = Any transition on <b>DFn</b> (Corresponding <b>DFMn</b> is set to 1).

RS: Software Reset Register (W, Address = 0A Hex)

[	Symbol	Position	Default	Description
	RS[7:0]	RS.7-0		Writing to this register will not change the content in this register but initiate a 1µs reset cycle, which means all the registers in the device are set to their default values.

## **PMON:** Performance Monitor Configuration Register (R/W, Address = 0B Hex)

Symbol	Position	Default		Description
-	PMON.7-4	0000	0 = Normal operation. (D 1 = Reserved.	efault)
			MC[3:0]	Monitoring Configuration
			0000	Normal operation without monitoring.
			0001	Monitoring receiver 1.
			0010	Monitoring receiver 2.
			0011	Monitoring receiver 3.
			0100	Monitoring receiver 4.
			0101	Monitoring receiver 5.
			0110	Monitoring receiver 6.
MC[3:0]	PMON.3-0	0000	0111	Monitoring receiver 7.
			1000	Normal operation without monitoring.
			1001	Monitoring transmitter 1.
			1010	Monitoring transmitter 2.
			1011	Monitoring transmitter 3.
			1100	Monitoring transmitter 4.
			1101	Monitoring transmitter 5.
			1110	Monitoring transmitter 6.
			1111	Monitoring transmitter 7.

DLB: Digital Loopback Configuration Register (R/W, Address = 0C Hex)

Symbol	Position	Default	Description
DLB[7:0]	DLB.7-0	00 H	0 = Normal operation. (Default) 1 = Digital Loopback enabled.

## **LAC**: LOS/AIS Criteria Configuration Register (R/W, Address = 0D Hex)

Symbol	Position	Default	Description	
LAC[7:0]	LAC.7-0	00 H	For E1 mode, the criterion is selected as below: 0 = G.775 mode. (Default) 1 = ETSI 300233 mode. For T1 mode, the criterion meets T1.231.	

INDUSTRIAL TEMPERATURE RANGES

**ATAO**: Automatic TAO Configuration Register (R/W, Address = 0E Hex)

Symbol	Position	Default	Description
ATAO[7:0]	ATAO.7-0	00 H	0 = No automatic TAO. (Default) 1 = Automatic transmit all ones to the line side on LOS.

**GCF**: Global Configuration Register (R/W, Address = 0F Hex)

Symbol	Position	Default			Des	scription
	GCF.7	0	0 = Normal operati	on. (Defa	ult)	
-	GCF./	0	1 = Reserved.			
			AIS Enable During			
AISE	GCF.6	0	0 = AIS insertion to			
			1 = AIS insertion to	the syste	m side enabled c	n LOS.
			Short Circuit Prot			
SCPB	GCF.5	0	0 = Short circuit pro			lt)
			1 = Short circuit pro		disabled.	
	00 <b>-</b> /		Line Code Enable	•	/	
CODE	GCF.4	0	0 = B8ZS/HDB3 encode			Default)
			1 = AMI encoder/decoder en			
		0	Jitter Attenuator Depth Select.			
JADP	GCF.3		JADP		FIFO	
			0			32-bit (Default)
			1			64-bit
			Jitter Transfer Fu	nction Ba	indwidth Select.	
JABW	GCE.2	0	JABW		T1	E1
0/10/1	001.2	Ŭ	0	2.5	lz (Default)	1.7Hz (Default)
			1		5Hz	6.5Hz
			Jitter Attenuator	Configura	tion.	
			JACF[1:0	]	Jitter Attenuator (JA) Configuration	
JACF[1:0]	GCE.1-0	00	00		JA not used. (Default)	
	001.1-0	00	01		JA in transmit pa	ath.
			10		JA not used.	
			11		JA in receive pa	th.

TSIA: Indirect Address Register for Transmit Template Select Registers (R/W, Address = 10 Hex)

Symbol	Position	Default		Description							
-	TSIA.7-3	00000	0 = Normal operation 1 = Reserved.	on. (Default)							
			TSIA[2:0]	Channel	TSIA[2:0]	Channel					
							1	000	0	100	4
TSIA[2:0]	TSIA.2-0	000	001	1	101	5					
			010	2	110	6					
			011	3	111	7					

Symbol	Position	Default			Description
-	TS.7-3	00000	0 = Normal operation. (Default) 1 = Reserved.		
			TS[2:0] select on	e of eight built-in	transmit template for different applications.
			TS[2:0]	Mode	Cable Length
			000	E1	75 $\Omega$ coaxial cable/120 $\Omega$ twisted pair cable.
			001 010 Reserved.		
TS[2-0]	TS.2-0	000			
10[2 0]	10.2 0		011	T1	0 - 133 ft.
			100	T1	133 - 266 ft.
			101	T1	266 - 399 ft.
			110	T1	399 - 533 ft.
			111	T1	533 - 655 ft.

**OE**: Output Enable Configuration Register (R/W, Address = 12 Hex)

Symbol	Position	Default	Description
OE[7:0]	OE.7-0	00 H	0 = Transmit drivers enabled. (Default) 1 = Transmit drivers placed in high impedance state.

AIS: Alarm Indication Signal Status Register (R, Address = 13 Hex)

Symbol	Position	Default	Description
AIS[7:0]	AIS.7-0	00 H	0 = Normal operation. (Default) 1 = AIS detected.

**AISM**: Alarm Indication Signal Interrupt Mask Register (R/W, Address = 14 Hex)

Symbol	Position	Default	Description
AISM[7:0]	AISM.7-0	00 H	0 = AIS interrupt is not allowed. (Default) 1 = AIS interrupt is allowed.

AISI: Alarm Indication Signal Interrupt Status Register (R, Address = 15 Hex)

Symbol	Position	Default	Description
AISI[7:0]	AISI.7-0	00 H	0 = (Default), or after an <b>AIS</b> read operation 1 = Any transition on <b>AISn</b> . (Corresponding <b>AISMn</b> is set to 1.)

ADDP: Address Pointer Control Register (R/W, Address = 1F Hex)

Symbol	Position	Default	Description
ADDP[7:0]	ADDP.7-0	00 H	Two kinds of configuration in this register can be set to switch between primary register bank and expanded register bank. When power up, the address pointer will point to the top address of primary register bank automatically. 00H = The address pointer points to the top address of primary register bank (default). AAH = The address pointer points to the top address of expanded register bank.

#### Expanded Register Description

e-SING: Single Rail Mode Setting Register (R/W, Expanded Address = 00 Hex)

Symbol	Position	Default	Description
SING[7:0]	SING.7-0	00 H	0 = Pin TDNn selects single rail mode or dual rail mode. (Default) 1 = Single rail mode enabled (with CRSn=0)

e-CODE: Encoder/Decoder Selection Register (R/W, Expanded Address = 01 Hex)

Symbol	Position	Default	Description
CODE[7:0]	CODE.7-0	00 H	Line Code Selection. CODEn selects AMI or B8ZS/HDB3 encoder/decoder on per-channel basis with SINGn = 1 and CRSn = 0. 0 = B8ZS/HDB3 encoder/decoder enabled. (Default) 1 = AMI encoder/decoder enabled.

e-CRS: Clock Recovery Enable/Disable Selection Register (R/W, Expanded Address = 02 Hex)

Symbol	Position	Default	Description
CRS[7:0]	CRS.7-0	00 H	0 = Clock recovery enabled. (Default) 1 = Clock recovery disabled.

e-RPDN: Receiver n Powerdown Register (R/W, Expanded Address = 03 Hex)

Symbol	Position	Default	Description
RPDN[7:0]	RPDN.7-0	00 H	0 = Normal operation. (Default) 1 = Power down in receiver n.

**e-TPDN**: Transmitter n Powerdown Register (R/W, Expanded Address = 04 Hex)

Symbol	Position	Default	Description
TPDN[7:0]	TPDN.7-0	00 H	<ul> <li>0 = Normal operation. (Default)</li> <li>1 = Power down in Transmitter n (the corresponding transmit output driver enters a low power high impedance mode).</li> <li>Note that transmitter n is power down when either pin TCLKn is pulled to low or TPDNn is set to 1.</li> </ul>

e-CZER: Consecutive Zero Detect Enable/Disable Register (R/W, Expanded Address = 05 Hex)

Symbol	Position	Default	Description
CZER[7:0]	CZER.7-0	00 H	0 = Excessive zero detect disabled. (Default) 1 = Excessive zero detect enabled for B8ZS/HDB3 decoder in single rail mode.

e-CODV: Code Violation Detect Enable/Disable Register (R/W, Expanded Address = 06 Hex)

Symbol	Position	Default	Description
CODV[7:0]	CODV.7-0	00 H	0 = Code Violation Detect enable for B8ZS/HDB3 decoder in single rail mode. (Default) 1 = Code Violation Detect disable.

e-EQUA: Receive Equalizer Enable/Disable Register (R/W, Expanded Address = 07 Hex)

[	Symbol	Position	Default	Description
	EQUA[7:0]	EQUA.7-0	00 H	<ul> <li>0 = Normal operation. (Default)</li> <li>1 = Equalizer in Receiver n enabled, which can improved the receive performance when transmission length is more than 200 m.</li> </ul>

e-LBCF: Inband Loo	pback Configuration	Register (R/W,	, Expanded Address = 08 Hex)

Symbol	Position	Default	Description	
-	LBCF.7-6	000	0 = Normal Operation. (Default) 1 = Reserved.	
LBDE	LBCF.5	0	Loopback Detector Enable 0 = Inband loopback code detection is disabled. (Default) 1 = Inband loopback code detection is enabled.	
ALBE	LBCF.4	0	Automatic Loopback Enable. 0 = Automatic Inband Loopback disabled. 1 = Automatic Inband Loopback enabled.	
LBAL[1:0]	LBCF.3-2	00	Loopback Activation Code Length. 00 = 5-bit long activation code in LBAC[7:3] is effective. 01 = 6-bit long activation code in LBAC[7:2] is effective. 10 = 7-bit long activation code in LBAC[7:1] is effective. 11 = 8-bit long activation code in LBAC[7:0] is effective.	
LBDL[1:0]	LBCF.1-0	00	Loopback Deactivation Code Length. 00 = 5-bit long deactivation code in LBDC[7:3] is effective. 01 = 6-bit long deactivation code in LBDC[7:2] is effective. 10 = 7-bit long deactivation code in LBDC[7:1] is effective. 11 = 8-bit long deactivation code in LBDC[7:0] is effective.	
		N	ote that all these bits in <b>e-LBCF</b> are global control.	

e-LBAC: Inband Loopback Activation Code Register (R/W, Expanded Address = 09 Hex)

Symbol	Position	Default	Description
LBAC[7:0]	LBAC.7-0	00 H	LBAC[7:0] = 8-bit (or 4-bit) repeating activate code is programmed with the length limitation in LBAL[1:0]. LBAC[7:1] = 7-bit repeating activate code is programmed with the length limitation in LBAL[1:0]. LBAC[7:2] = 6-bit (or 3-bit) repeating activate code is programmed with the length limitation in LBAL[1:0]. LBAC[7:3] = 5-bit repeating activate code is programmed with the length limitation in LBAL[1:0].
			Note1: when setting a value in e-LBAC or e-LBDC that is less than 8-bits, the most significant bits must be replicated in the unused least significant bits. e.g. if setting a 5-bit code = 11000, the register value should be 11000110. Here b7 is repeated in b2; b6 is repeated in b1; b5 is repeated in bo. Note2: this register is global control.

e-LBDC: Inband Loopback Deactivation Code Register (R/W, Expanded Address = 0A Hex)

Symbol	Position	Default	Description		
LBDC[7:0]	LBDC.7-0	00 H	LBDC[7:0] = 8-bit (or 4-bit) repeating deactivate code is programmed with the length limitation in LBDL[1:0]. LBDC[7:1] = 7-bit repeating deactivate code is programmed with the length limitation in LBDL[1:0]. LBDC[7:2] = 6-bit (or 3-bit) repeating deactivate code is programmed with the length limitation in LBDL[1:0]. LBDC[7:3] = 5-bit repeating deactivate code is programmed with the length limitation in LBDL[1:0].		
Note that this register is global control.					

e-LBS: Inband Loopback Receive Status Register (R, Expanded Address = 0B Hex)

Symbol	Position	Default	Description
LBS[7:0]	LBS.7-0	00 H	0 = Normal operation (Default). Or loopback deactivation code detected . 1 = Loopback activation code detected.

e-LBM: Inband Loopback Interrupt Mask Register (R/W, Expanded Address = 0C Hex)

Symbol	Position	Default	Description
LBM[7:0]	LBM.7-0	00 H	0 = LBI interrupt is not allowed (Default) 1 = LBI interrupt is allowed.

## IDT82V2048 OCTAL T1/E1 SHORT HAUL LINE INTERFACE UNIT

e-LBI: Inband Loopback Interrupt Status Register (R, Expanded Address = 0D Hex)

Symb	ol	Position	Default	Description
LBI[7:	0]	LBI.7-0	00 H	0 = (Default). Or after a read of <b>e-LBS</b> operation. 1 = Any transition on <b>e-LBSn</b> . (Corresponding <b>e-LBMn</b> and bit LBDE in <b>e-LBCF</b> are both set to 1.)

e-LBGS: Inband Loopback Activation/Deactivation Code Generator Selection Register (R/W, Expanded Address = 0E Hex)

Symbol	Position	Default	Description
LBGS[7:0]	LBGS.7-0	00 H	0 = Activation Code Generator is selected in transmitter n. (Default) 1 = Deactivation Code Generator is selected in transmitter n.

e-LBGE: Inband Loopback Activation/Deactivation Code Generator Enable Register (R/W, Expanded Address = 0F Hex)

Symbol	Position	Default	Description
LBGE[7:0]	LBGE.7-0	00 H	0 = Activation/ Deactivation Code Generator for inband loopback is disabled in transmitter n. (Default) 1 = Activation/Deactivation Code Generator for inband loopback is enabled in transmitter n.

**Reserved Registers:** Primary Registers 16 - 1E and are reservered. **Test Registers:** Expand Registers 10 - 1E are test registers. They must be set to 0.

# IEEE STD 1149.1 JTAG TEST AC-CESS PORT

The IDT82V2048 supports the digital Boundary Scan Specification as described in the IEEE 1149.1 standards.

The boundary scan architecture consists of data and instruction registers plus a Test Access Port (TAP) controller. Control of the TAP is achieved through signals applied to the Test Mode Select (TMS) and Test Clock (TCK) input pins. Data is shifted into the registers via the Test Data Input (TDI) pin, and shifted out of the registers via the Test Data Output (TDO) pin. Both TDI and TDO are clocked at a rate determined by TCK. The JTAG boundary scan registers includes BSR (Boundary Scan Register), IDR (Device Identification Register), BR (Bypass Register) and IR (Instruction Register). These will be described in the following pages. *Refer to Figure-21* for architecture.

### JTAG INSTRUCTIONS AND INSTRUCTION REGISTER (IR)

The IR (Instruction Register) with instruction decode block is used to select the test to be executed or the data register to be accessed or both.

The instructions are shifted in LSB first to this 3-bit register. See Table-17 for details of the codes and the instructions related.




Figure - 21. JTAG Architecture

## **TABLE - 17. INSTRUCTION REGISTER DESCRIPTION**

IR CODE	INSTRUCTION	COMMENTS
000	Extest	The external test instruction allows testing of the interconnection to other devices. When the current instruction is the EXTEST instruction, the boundary scan register is placed between TDI and TDO. The signal on the input pins can be sampled by loading the boundary scan register using the Capture-DR state. The sampled values can then be viewed by shifting the boundary scan register using the Shift-DR state. The signal on the output pins can be controlled by loading patterns shifted in through input TDI into the boundary scan register using the Update-DR state.
100	Sample / Preload	The sample instruction samples all the device inputs and outputs. For this instruction, the boundary scan register is placed between TDI and TDO. The normal path between IDT82V2048 logic and the I/O pins is maintained. Primary device inputs and outputs can be sampled by loading the boundary scan register using the Capture-DR state. The sampled values can then be viewed by shifting the boundary scan register using the Shift-DR state.
110	Idcode The identification instruction is used to connect the identification register between TDI and TI device's identification code can then be shifted out using the Shift-DR state.	
111	Bypass	The bypass instruction shifts data from input TDI to output TDO with one TCK clock period delay. The instruction is used to bypass the device.

### **TABLE - 18. DEVICE IDENTIFICATION REGISTER DESCRIPTION**

BIT No.	COMMENTS
0	Set to "1"
1~11	Producer Number
12~27	Part Number
28~31	Device Revision

### JTAG DATA REGISTER

### Device Identification Register (IDR)

The IDR can be set to define the producer number, part number and the device revision, which can be used to verify the proper version or revision number that has been used in the system under test. The IDR is 32 bits long and is partitioned as in *Table-18*. Data from the IDR is shifted out to TDO LSB first.

## **TABLE - 19. BOUNDARY SCAN REGISTER DESCRIPTION**

## Bypass Register (BR)

The BR consists of a single bit. It can provide a serial path between the TDI input and TDO output, bypassing the BSR to reduce test access times.

## Boundary Scan Register (BSR)

The BSR can apply and read test patterns in parallel to or from all the digital I/O pins. The BSR is a 98 bits long shift register and is initialized and read using the instruction EXTEST or SAMPLE/ PRELOAD. Each pin is related to one or more bits in the BSR. *Please refer to Table-19 for details of BSR bits and their functions.* 

### TEST ACCESS PORT CONTROLLER

The TAP controller is a 16-state synchronous state machine. *Figure-*22 shows its state diagram A description of each state follows. Note that the figure contains two main branches to access either the data or instruction registers. The value shown next to each state transition in this figure states the value present at TMS at each rising edge of TCK. *Please refer to Table-20 for details of the state description.* 

BIT No.	BIT SYMBOL	<b>PIN SIGNAL</b>	TYPE	COMMENTS
0	POUT0	LP0	I/O	
1	PIN0	LP0	I/O	
2	POUT1	LP1	I/O	
3	PIN1	LP1	I/O	
4	POUT2	LP2	I/O	
5	PIN2	LP2	I/O	
6	POUT3	LP3	I/O	
7	PIN3	LP3	I/O	
8	POUT4	LP4	I/O	
9	PIN4	LP4	I/O	
10	POUT5	LP5	I/O	
11	PIN5	LP5	I/O	
12	POUT6	LP6	I/O	
13	PIN6	LP6	I/O	
14	POUT7	LP7	I/O	

# TABLE - 19. BOUNDARY SCAN REGISTER DESCRIPTION (CONTINUED)

BIT No.	BIT SYMBOL	PIN SIGNAL	TYPE	COMMENTS
15	PIN7	LP7	I/O	
16	PIOS	N/A	-	Controls pin LP7~0. When "0", the pins are configured as outputs. The output values to the pins are set in POUT7~0. When "1", the pins are tristated. The input values to the pins are read in PIN7~0.
17	TCLK1	TCLK1		
18	TDP1	TDP1		
19	TDN1	TDN1		
20	RCLK1	RCLK1	0	
21	RDP1	RDP1	0	
22	RDN1	RDN1	0	
23	HZEN1	N/A	-	Controls pin RDP1, RDN1 and RCLK1. When "0", the outputs are enabled on the pins. When "1", the pins are tristated.
24	LOS1	LOS1	0	
25	TCLK0	TCLK0		
26	TDP0	TDP0		
27	TDN0	TDN0		
28	RCLK0	RCLK0	0	
29	RDP0	RDP0	0	
<u>30</u> 31	RDN0 HZEN0	RDN0 N/A	0	Controls nin DDD0, DDN0 and BCI K0
			-	Controls pin RDP0, RDN0 and RCLK0. When "0", the outputs are enabled on the pins. When "1", the pins are tristated.
32	LOS0	LOS0	0	
33	MODE1	MODE1		
34	LOS3	LOS3	0	
35	RDN3	RDN3	0	
<u>36</u> 37	RDP3 HZEN3	RDP3 N/A	-	Controls pin RDP3, RDN3 and RCLK3. When "0", the outputs are enabled on the pins. When "1", the pins are tristated.
38	RCLK3	RCLK3	0	
39	TDN3	TDN3		
40	TDP3	TDP3	I	
41	TCLK3	TCLK3		
42	LOS2	LOS2	0	
43	RDN2	RDN2	0	
<u>44</u> 45	RDP2 HZEN2	RDP2 N/A	-	Controls pin RDP2, RDN2 and RCLK2. When "0", the outputs are enabled on the pins. When "1", the pins are tristated.
46	RCLK2	RCLK2	0	
47	TDN2	TDN2		
48	TDP2	TDP2		
49	TCLK2	TCLK2		
50	INT		0	
51	ACK	ACK	0	
52	SDORDYS	N/A	-	Control pin ACK. When "0", the output is enabled on pin ACK. When "1", the pin is tristated.
53	WRB	DS		
54	RDB	R/₩		
55	ALE	ALE		

# TABLE - 19. BOUNDARY SCAN REGISTER DESCRIPTION (CONTINUED)

BIT No.	BIT SYMBOL	PIN SIGNAL	TYPE	COMMENTS
56	CSB	CS		
57	MODE0	MODE0		
58	TCLK5	TCLK5		
59	TDP5	TDP5		
60	TDN5	TDN5		
61	RCLK5	RCLK5	0	
62	RDP5	RDP5	0	
63	RDN5	RDN5	0	
64	HZEN5	N/A	-	Controls pin RDP5, RDN5 and RCLK5.
				When "0", the outputs are enabled on the pins. When "1", the pins are tristated.
65	LOS5	LOS5	0	
66	TCLK4	TCLK4		
67	TDP4	TDP4		
68	TDN4	TDN4		
69	RCLK4	RCLK4	0	
70	RDP4	RDP4	0	
71	RDN4	RDN4	0	
72	HZEN4	N/A	-	Controls pin RDP4, RDN4 and RCLK4. When "0", the outputs are enabled on the pins. When "1", the pins are tristated.
73	LOS4	LOS4	0	
74	OE	OE		
75	CLKE	CLKE		
76	LOS7	LOS7	Ó	
77	RDN7	RDN7	0	
78	RDP7	RDP7	0	
79	HZEN7	N/A	-	Controls pin RDP7, RDN7 and RCLK7. When "0", the outputs are enabled on the pins. When "1", the pins are tristated.
80	RCLK7	RCLK7	0	
81	TDN7	TDN7		
82	TDP7	TDP7		
83	TCLK7	TCLK7		
84	LOS6	LOS6	0	
85	RDN6	RDN6	0	
86	RDP6	RDP6	0	
87	HZEN6	N/A	-	Controls pin RDP6, RDN6 and RCLK6. When "0", the outputs are enabled on the pins. When "1", the pins are tristated.
88	RCLK6	RCLK6	0	
89	TDN6	TDN6		
90	TDP6	TDP6	1	
91	TCLK6	TCLK6		
92	MCLK	MCLK		
93	MODE2	MODE2		
94	A4	A4		
95	A3	A3		
96	A2	A2	İ	
97	A1	A1		
98	A0	A0	İ	

## TABLE - 20. TAP CONTROLLER STATE DESCRIPTION

STATE	DESCRIPTION
	In this state, the test logic is disabled. The device is set to normal operation. During initialization, the device initializes the
Testie	instruction register with the IDCODE instruction.
Test Logic	Regardless of the original state of the controller, the controller enters the Test-Logic-Reset state when the TMS input is
Reset	held high for at least 5 rising edges of TCK. The controller remains in this state while TMS is high. The device processor
	automatically enters this state at power-up.
	This is a controller state between scan operations. Once in this state, the controller remains in the state as long as TMS is
Run-Test/Idle	held low. The instruction register and all test data registers retain their previous state. When TMS is high and a rising edge is
	applied to TCK, the controller moves to the Select-DR state.
	This is a temporary controller state and the instruction does not change in this state. The test data register selected by the
Select-DR-Scan	current instruction retains its previous state. If TMS is held low and a rising edge is applied to TCK when in this state, the
	controller moves into the Capture-DR state and a scan sequence for the selected test data register is initiated. If TMS is held
	high and a rising edge applied to TCK, the controller moves to the Select-IR-Scan state.
	In this state, the Boundary Scan Register captures input pin data if the current instruction is EXTEST or SAMPLE/PRELOAD. The instruction does not change in this state. The other test data registers, which do not have parallel
Capture-DR	input, are not changed. When the TAP controller is in this state and a rising edge is applied to TCK, the controller enters the
	Exit1-DR state if TMS is high or the Shift-DR state if TMS is low.
	In this controller state, the test data register connected between TDI and TDO as a result of the current instruction shifts
	data on stage toward its serial output on each rising edge of TCK. The instruction does not change in this state. When the
Shift-DR	TAP controller is in this state and a rising edge is applied to TCK, the controller enters the Exit1-DR state if TMS is high or
	remains in the Shift-DR state if TMS is low.
	This is a temporary state. While in this state, if TMS is held high, a rising edge applied to TCK causes the controller to
	enter the Update-DR state, which terminates the scanning process. If TMS is held low and a rising edge is applied to TCK,
Exit1-DR	the controller enters the Pause-DR state. The test data register selected by the current instruction retains its previous value
	and the instruction does not change during this state.
	The pause state allows the test controller to temporarily halt the shifting of data through the test data register in the serial
	path between TDI and TDO. For example, this state could be used to allow the tester to reload its pin memory from disk
Pause-DR	during application of a long test sequence. The test data register selected by the current instruction retains its previous value
	and the instruction does not change during this state. The controller remains in this state as long as TMS is low. When TMS
	goes high and a rising edge is applied to TCK, the controller moves to the Exit2-DR state.
	This is a temporary state. While in this state, if TMS is held high, a rising edge applied to TCK causes the controller to
Exit2-DR	enter the Update-DR state, which terminates the scanning process. If TMS is held low and a rising edge is applied to TCK,
	the controller enters the Shift-DR state. The test data register selected by the current instruction retains its previous value and the instruction does not change during this state.
	The Boundary Scan Register is provided with a latched parallel output to prevent changes while data is shifted in response to the EXTEST and SAMPLE/PRELOAD instructions. When the TAP controller is in this state and the Boundary Scan
Update-DR	Register is selected, data is latched into the parallel output of this register from the shift-register path on the falling edge of
	TCK. The data held at the latched parallel output changes only in this state. All shift-register stages in the test data register
	selected by the current instruction retain their previous value and the instruction does not change during this state.
	This is a temporary controller state. The test data register selected by the current instruction retains its previous state. If
	TMS is held low and a rising edge is applied to TCK when in this state, the controller moves into the Capture-IR state, and a
Select-IR-Scan	scan sequence for the instruction register is initiated. If TMS is held high and a rising edge is applied to TCK, the controller
	moves to the Test-Logic-Reset state. The instruction does not change during this state.
	In this controller state, the shift register contained in the instruction register loads a fixed value of '100' on the rising edge
Capture-IR	of TCK. This supports fault-isolation of the board-level serial test data path. Data registers selected by the current instruction
Capture-In	retain their value and the instruction does not change during this state. When the controller is in this state and a rising edge is
	applied to TCK, the controller enters the Exit1-IR state if TMS is held high, or the Shift-IR state if TMS is held low.
	In this state, the shift register contained in the instruction register is connected between TDI and TDO and shifts data one
Shift-IR	stage towards its serial output on each rising edge of TCK. The test data register selected by the current instruction retains its
	previous value and the instruction does not change during this state. When the controller is in this state and a rising edge is
	applied to TCK, the controller enters the Exit1-IR state if TMS is held high, or remains in the Shift-IR state if TMS is held low.

# TABLE - 21. TAP CONTROLLER STATE DESCRIPTION (CONTINUED)

STATE	DESCRIPTION
Exit1-IR	This is a temporary state. While in this state, if TMS is held high, a rising edge applied to TCK causes the controller to enter the Update-IR state, which terminates the scanning process. If TMS is held low and a rising edge is applied to TCK, the controller enters the Pause-IR state. The test data register selected by the current instruction retains its previous value and the instruction does not change during this state.
Pause-IR	The pause state allows the test controller to temporarily halt the shifting of data through the instruction register. The test data register selected by the current instruction retains its previous value and the instruction does not change during this state. The controller remains in this state as long as TMS is low. When TMS goes high and a rising edge is applied to TCK, the controller moves to the Exit2-IR state.
Exit2-IR	This is a temporary state. While in this state, if TMS is held high, a rising edge applied to TCK causes the controller to enter the Update-IR state, which terminates the scanning process. If TMS is held low and a rising edge is applied to TCK, the controller enters the Shift-IR state. The test data register selected by the current instruction retains its previous value and the instruction does not change during this state.
Update-IR	The instruction shifted into the instruction register is latched into the parallel output from the shift-register path on the falling edge of TCK. When the new instruction has been latched, it becomes the current instruction. The test data registers selected by the current instruction retain their previous value.




Figure - 22. JTAG State Diagram

# **ABSOLUTE MAXIMUM RATING**

Symbol	Parameter	Min	Max	Unit
VDDA, VDDD	Core Power Supply	-0.5	4.0	V
VDDIO0,VDDIO1	I/O Power Supply	-0.5	4.0	V
VDDT0-7	Transmit Power Supply	-0.5	7.0	V
	Input Voltage, Any Digital Pin	GND-0.5	5.5	V
Vin	Input Voltage, Any RTIP and RRING pin (1)	GND-0.5	VDDA+0.5 VDDD+0.5	V
	ESD Voltage, any pin (2)	2000		V
	Transient latch-up current, any pin		100	mA
lin	Input current, any digital pin (3)	-10	10	mA
	DC Input current, any analog pin (3)		±100	mA
Pd	Maximum power dissipation in package		1.6	W
Тс	Case Temperature		120	°C
Ts	Storage Temperature	-65	+150	°C
	CAUTION			

Exceeding these values may cause permanent damage. Functional operation under these conditions is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### NOTE:

- 1. Referenced to ground
- 2. Human body model
- 3. Constant input current

# **RECOMMENDED OPERATING CONDITIONS**

Symbol	Parameter	Min	Тур	Max	Unit
VDDA,VDDD	Core Power Supply	3.13	3.3	3.47	V
VDDIO	I/O Power Supply	3.13	3.3	3.47	V
VDDT	Transmitter Supply 3.3V 5V	3.13 4.75	3.3 5.0	3.47 5.25	V V
T <sub>A</sub>	Ambient operating temperature	-40	25	85	°C
RL	Output load at TTIP and TRING	25			Ω
I <sub>VDD</sub>	Average core power supply current <sup>(1)</sup>		55	65	mA
IVDDIO	IO power supply current <sup>(4)</sup>		15	25	mA
Ivddt	Average transmitter power supply current, T1 mode (1, 2, 3) 50% ones density data: 100% ones density data:			230 440	mA

#### NOTE:

1. Maximum power and current consumption over the full operating temperature and power supply voltage range. Includes all channels.

2. Power consumption includes power absorbed by line load and external transmitter components.

3. T1 maximum values measured with maximum cable length (LEN = 111). Typical values measured with typical cable length (LEN = 101).

4. Digital output is driving 50pF load, digital input is within 10% of the supply rails.

# **POWER CONSUMPTION**

Symbol	Parameter	LEN	Min	Тур	Max <sup>(1, 2)</sup>	Unit
	E1, 3.3V, 75 Ω Load					
	50% ones density data:	000	-	662	-	mW
	100% ones density data:	000	-	1100	1177	
	E1, 3.3V, 120 Ω Load					
	50% ones density data:	000	-	576	-	mW
	100% ones density data:	000	-	930	992	
	E1, 5.0V, 75 Ω Load					
	50% ones density data:	000	-	910	-	mW
	100% ones density data:	000	-	1585	1690	
	E1, 5.0V, 120 Ω Load					
	50% ones density data:	000	-	785	-	mW
	100% ones density data:	000	-	1315	1410	
	T1, 3.3V, 100 Ω Load <sup>(3)</sup>					
	50% ones density data:	101	-	820	-	mW
	100% ones density data:	111	-	1670	1792	
	T1, 5.0V, 100 Ω Load <sup>(3)</sup>					
	50% ones density data:	101	-	1185	-	mW
	100% ones density data:	111	-	2395	2670	

NOTE:

1. Maximum power and current consumption over the full operating temperature and power supply voltage range. Includes all channels.

2. Power consumption includes power absorbed by line load and external transmitter components.

3. T1 maximum values measured with maximum cable length (LEN = 111). Typical values measured with typical cable length (LEN = 101).

# **DC CHARACTERISTICS**

Symbol	Parameter	Min	Тур	Max	Unit
VIL	Input Low Level Voltage		-		
	MODE2, JAS, LPn pins			$\frac{1}{3}$ VDDIO-0.2	v
	All other digital inputs pins			0.8	
VIM	Input Mid Level Voltage				
	MODE2, JAS, LPn pins	$\frac{1}{3}$ VDDIO+0.2	$\frac{1}{2}$ VDDIO	$\frac{2}{3}$ VDDIO-0.2	v
V <sub>IH</sub>	Input High Voltage				
	MODE2, JAS, LPn pins	$\frac{2}{3}$ VDDIO+ 0.2			v
	All other digital inputs pins	2.0			
V <sub>OL</sub>	Output Low level Voltage <sup>(1)</sup> (lout=1.6mA)			0.4	V
Vон	Output High level Voltage <sup>(1)</sup> (Iout=400µA)	2.4		VDDIO	V
V <sub>MA</sub>	Analog Input Quiescent Voltage (RTIP, RRING pin while floating)	1.33	1.4	1.47	V
Ін	Input High Level Current (MODE2, JAS, LPn pin)			50	μA
IL	Input Low Level Current (MODE2, JAS, LPn pin)			50	μA
l <sub>l</sub>	Input Leakage Current				
	TMS, TDI, TRST			50	μA
	All other digital input pins	-10		10	μA
I <sub>ZL</sub>	Tri-state Leakage Current	-10		10	μA
Ζон	Output High Impedance on (TTIP, TRING Pins)	150			KΩ

NOTE:

1. Output drivers will output CMOS logic levels into CMOS loads.

Symbol		Parameter	Min	Тур	Max	Unit
V <sub>0-p</sub>	Output pulse amp	litudes <sup>(1)</sup>				
	E1, 75 $\Omega$ load		2.14	2.37	2.6	V
	E1,120 $\Omega$ load		2.7	3.0	3.3	V
	T1,100 $\Omega$ load		2.4	3.0	3.6	V
Vo-s	Zero (space) leve					
	E1, 75 $\Omega$ load		-0.237		0.237	V
	E1,120 $\Omega$ load		-0.3		0.3	V
	T1,100 Ω load		-0.15		0.15	V
	Transmit amplitud	e variation with supply	-1		+1	%
	Difference betwee	n pulse sequences for 17 consecutive pulses			200	mV
T <sub>PW</sub>	Output Pulse Wid	th at 50% of nominal amplitude				
	E1:	·	232	244	256	ns
	T1:		338	350	362	ns
	Ratio of the amplit	tudes of Positive and Negative Pulses at the				
	center of the pulse		0.95		1.05	
RTX	Transmit Return Loss (2)					
	E1,75Ω	51 KHz – 102 KHz	15			dB
		102 KHz - 2.048 MHz	15			dB
		2.048 MHz – 3.072 MHz	15			dB
	E1,120Ω	51 KHz – 102 KHz	15			dB
		102 KHz - 2.048 MHz	15			dB
		2.048 MHz – 3.072 MHz	15			dB
	T1	51 KHz – 102 KHz	15			dB
	(VDDT=5V)	102 KHz - 2.048 MHz	15			dB
	<u>-</u>	2.048 MHz – 3.072 MHz	15			dB
JTX <sub>P-P</sub>		Jitter (TCLK is jitter free, JA enable)		1	1	
	E1: 20 HZ - 100 K			0.050		U.I.
	T1: 10 Hz – 8 Kł			0.020		U.I.p-p
	8 KHz – 40 K			0.025		U.I.p-p
	10 Hz – 40 K	Hz		0.025		U.I.p-p
	wide band			0.050		U.I.p-p
Td	Transmit path dela	ay (JA is disabled)	1		1	
	Single rail			8		U.I.
	Dual rail	1 (0)		3	4-0	U.I.
lsc	Line short circuit c				150	mA
						Ір-р

# **TRANSMITTER CHARACTERISTICS**

#### NOTE:

1. E1:measured at the line output ports; T1: measured at the DSX

2. Test at IDT82V2048 evaluation board

3. Measured at  $2 \text{x} 9.5 \Omega$  series resistors and 1:2 transformer

Symbol	Parameter	Min	Тур	Max	Unit
ATT	Permissible Cable Attenuation (E1:@1024kHz, T1:@772KHz)			15	dB
IA	Input Amplitude	0.1		0.8	Vp
SIR	Signal to Interference Ratio Margin (1)	-14			dB
SRE	Data decision threshold (reference to peak input voltage)		50		%
	Data slicer threshold		150		mV
	Analog loss of signal <sup>(2)</sup> Threshold:		310		mV
	Hysteresis:		230		mV
	Allowable consecutive zeros before LOS E1, G.775: E1, ETSI300233: T1, T1.231-1993		32 2048 175		
	LOS reset Clock recovery mode	12.5			% ones
JRX <sub>p-p</sub>	Peak to Peak Intrinsic Receive Jitter (JA disabled) E1 (wide band): T1 (wide band):			0.0625 0.0625	U.I. U.I.
JTRX	Jitter Tolerance				
	E1: 1 Hz – 20 Hz 20 Hz – 2.4 KHz 18 KHz – 100 KHz	18.0 1.5 0.2			U.I. U.I. U.I.
	T1: 0.1 Hz – 1 Hz 4.9 Hz – 300 Hz 10 KHz – 100 KHz	138.0 28.0 0.4			U.I. U.I. U.I.
ZDM	Receiver Differential Input Impedance		120		KΩ
ZCM	Receiver Common Mode Input Impedance to GND	10			KΩ
RRX	Receive Return Loss 51 KHz – 102 KHz 102 KHz - 2.048 MHz 2.048 MHz – 3.072 MHz	20 20 20			db dB dB
	Receive path delay Dual rail Single rail		3 8		U.I. U.I.

#### NOTE:

1. E1: per G.703, O.151 @6dB cable attenuation. T1: @655ft. of 22ABAM cable

2. The test circuit for this parameter is shown in Figure 12. The analog signal is measured on the Receiver line before the transformer (port A and port B in Figure 12). And the receive line is a T1/E1 cable simulator.

# **JITTER ATTENUATOR CHARACTERISTICS**

Symbol		Parameter	Min	Тур	Max	Unit
f-3dB	Jitter Transfer Function C					
	Host mode	E1, 32/64 bit FIFO JABW = 0: JABW = 1: T1, 32/64 bit FIFO		1.7 6.6		Hz Hz
		JABW = 0: JABW = 1:		2.5 5		Hz Hz
	Hardware mode	E1 T1		1.7 2.5		Hz Hz
	Jitter Attenuator					
	E1: <sup>(1)</sup>					
	@ 3 Hz @ 40 Hz		-0.5 -0.5			dB
	@ 400 Hz @ 100kHz		+19.5 +19.5			
	T1: <sup>(2)</sup> @ 1 Hz @ 20 Hz @ 1kHz @ 1.4kHz @ 70kHz		0 0 +33.3 40 40			dB
td	Jitter Attenuator Latency I	Delay				
	32bit FIFO: 64bit FIFO:			16 32		U.I. U.I.
	Input jitter tolerance befor 32bit FIFO: 64bit FIFO:	e FIFO overflow or underflow		28 56		U.I. U.I.
	Output jitter in remote loop	oback (3)			0.11	U.I.

NOTE:

1. Per G.736, see Fig-38.

Per AT&T pub.62411, see *Fig-39*.
 Per ETSI CTR12/13 Output jitter.

Symbol	Parameter	Min	Тур	Max	Unit				
	MCLK frequency								
	E1:		2.048		MHz				
	T1:		1.544		IVITIZ				
	MCLK tolerance	-100		100	ppm				
	MCLK duty cycle	40		60	%				
Transmit path		-							
	TCLK frequency								
	E1:		2.048		MHz				
	T1:		1.544		IVITIZ				
	TCLK tolerance	-50		+50	ppm				
	TCLK Duty Cycle	10		90	%				
1	Transmit Data Setup Time	40			ns				
2	Transmit Data Hold Time	40			ns				
	Delay time of OE low to driver High Z			1	US				
	Delay time of TCLK low to driver High Z	40	44	48	US				
Receive path			•						
			+/- 80						
	Clock recovery capture range <sup>(1)</sup>		+/- 180		ppm				
	RCLK duty cycle (2)	40	50	60	%				
4	RCLK pulse width (2)								
	E1:	457	488	519					
	T1:	607	648	689	ns				
5	RCLK pulse width low time								
	E1:	203	244	285					
	T1:	259	324	389	ns				
6	RCLK pulse width high time								
	E1:	203	244	285					
	T1:	259	324	389	ns				
	Rise/fall time <sup>(3)</sup>	20	v		ns				
7	Receive Data Setup Time								
	E1:	200	244						
	T1:	200	324		ns				
8	Receive Data Hold Time		· · ·						
-	E1:	200	244						
	T1:	200	324		ns				
	RDN/RDP pulse width (MCLK = H) <sup>(4)</sup>	200	V <b>L</b> T						
9		200	244						
		200	477		ns				

# **TRANSCEIVER TIMING CHARACTERISTICS**

### NOTE:

1. Relative to nominal frequency, MCLK=+/-100 ppm

2. RCLK duty cycle widths will vary depending on extent of received pulse jitter displacement. Maximum and minimum RCLK duty cycles are for worst case jitter conditions (0.2UI displacement for E1 per ITU G.823).

3. For all digital outputs. C load = 15 pF

4. Clock recovery is disabled in this mode.




Figure - 24. Transmit System Interface Timing




Figure - 25. Receive System Interface Timing

# **JTAG TIMING CHARACTERISTICS**

Symbol	Parameter	Min	Тур	Max	Unit	Comments
t1	TCK Period	200			ns	
t2	TMS to TCK setup Time TDI to TCK Setup Time	50			ns	
t3	TCK to TMS Hold Time TCK to TDI Hold Time	50			ns	
t4	TCK to TDO Delay Time			100	ns	




Figure - 26. JTAG Interface Timing

# **PARALLEL HOST INTERFACE TIMING CHARACTERISTICS**

# INTEL MODE READ TIMING CHARACTERISTICS

Symbol	Parameter	Min	Тур	Max	Unit	Comments
t1	Active RD Pulse Width	90			ns	note 1
t2	Active CS to Active RD Setup Time	0			ns	
t3	Inactive RD to Inactive CS Hold Time	0			ns	
t4	Valid Address to Inactive ALE Setup Time (in Multiplexed Mode)	5			ns	
t5	Invalid RD to Address Hold Time (in Non-Multiplexed Mode)	0			ns	
t6	Active RD to Data Output Enable Time	7.5		15	ns	
t7	Inactive RD to Data Tri-State Delay Time	7.5		15	ns	
t8	Active CS to RDY delay time	6		12	ns	
t9	Inactive CS to RDY Tri-state Delay Time	6		12	ns	
t10	Inactive RD to Inactive INT Delay Time			20	ns	
t11	Address Latch Enable Pulse Width (in Multiplexed Mode)	10			ns	
t12	Address Latch Enable to RD Setup Time (in Multiplexed Mode)	0			ns	
t13	Address Setup time to Valid Data Time (in Non-Multiplexed Mode) Inactive ALE to Valid Data Time (in Multiplexed Mode)	18		32	ns	
t14	Inactive RD to Active RDY Delay Time	10		15	ns	
t15	Active RD to Active RDY Delay Time	30		85	ns	
t16	Inactive ALE to Address Hold Time (in Multiplexed Mode)	5			ns	
Note 1: th	ne t1 is determined by the start time of the valid data when the RDY si	ignal is i	not use	ed.		




Figure - 27. Non-Multiplexed Intel Mode Read Timing







Figure - 28. Multiplexed Intel Mode Read Timing


## INTEL MODE WRITE TIMING CHARACTERISTICS

Symbol	Parameter	Min	Тур	Max	Unit	Comments
t1	Active WR Pulse Width	90			ns	note 1
t2	Active $\overline{CS}$ to Active $\overline{WR}$ Setup Time	0			ns	
t3	Inactive $\overline{WR}$ to Inactive $\overline{CS}$ Hold Time	0			ns	
t4	Valid Address to Latch Enable Setup Time (in Multiplexed Mode)	5			ns	
t5	Invalid WR to Address Hold Time (in Non-Multiplexed Mode)	2			ns	
t6	Valid Data to Inactive WR Setup Time	5			ns	
t7	Inactive WR to Data Hold Time	10			ns	
t8	Active $\overline{CS}$ to Inactive RDY Delay Time	6		12	ns	
t9	Active WR to Active RDY Delay Time	30		85	ns	
t10	Inactive WR to Inactive RDY Delay Time	10		15	ns	
t11	Invalid CS to RDY Tri-State Delay Time	6		12	ns	
t12	Address Latch Enable Pulse Width (in Multiplexed Mode)	10			ns	
t13	Inactive ALE to WR Setup Time (in Multiplexed Mode)	0			ns	
t14	Inactive ALE to Address hold time (in Multiplexed Mode)	5			ns	
t15	Address setup time to Inactive WR time (in Non-Multiplexed Mode)	5			ns	
Note 1: th	ne t1 can be 15ns when RDY signal is not used.					











## MOTOROLA MODE READ TIMING CHARACTERISTICS

Symbol	Parameter	Min	Тур	Max	Unit	Comments
t1	Active DS Pulse Width	90			ns	note 1
t2	Active $\overline{CS}$ to Active $\overline{DS}$ Setup Time	0			ns	
t3	Inactive DS to Inactive CS Hold Time	0			ns	
t4	Valid R/ $\overline{W}$ to Active $\overline{\text{DS}}$ Setup Time	0			ns	
t5	Inactive $\overline{\text{DS}}$ to R/W Hold Time	0.5			ns	
t6	Valid Address to Active DS Setup Time (in Non-Multiplexed Mode) Valid Address to AS Setup Time (in Multiplexed Mode)	5			ns	
t7	Active $\overline{\text{DS}}$ to Address Hold Time (in Non-Multiplexed Mode) Active $\overline{\text{AS}}$ to Address Hold Time (in Multiplexed Mode)	10			ns	
t8	Active DS to Data Valid Delay Time (in Non-Multiplexed Mode) Active AS to Data Valid Delay Time ( in Multiplexed Mode)	20		35	ns	
t9	Active DS to Data Output Enable Time	7.5		15	ns	
t10	Inactive DS to Data Tri-State Delay Time	7.5		15	ns	
t11	Active DS to Active ACK Delay Time	30		85	ns	
t12	Inactive DS to Inactive ACK Delay Time	10		15	ns	
t13	Inactive DS to Invalid INT Delay Time			20	ns	
t14	Active $\overline{\text{AS}}$ to Active $\overline{\text{DS}}$ Setup Time (in Multiplexed Mode)	5			ns	
Note 1: th	he t1 is determined by the start time of the valid data when the $\overline{ACK}$ s	ignal is	not us	sed.		










### MOTOROLA MODE WRITE TIMING CHARACTERISTICS

Symbol	Parameter	Min	Тур	Max	Unit	Comments
	Active DS Pulse Width	90			ns	note 1
t2	Active CS to Active DS Setup Time	0			ns	
t3	Inactive DS to Inactive CS Hold Time	0			ns	
t4	Valid R/ $\overline{W}$ to Active $\overline{DS}$ Setup Time	10			ns	
t5	Inactive $\overline{\text{DS}}$ to $R/\overline{W}$ Hold Time	0			ns	
t6	Valid Address to Active $\overline{\text{DS}}$ Setup Time (in Non-Multiplexed Mode) Valid Address to $\overline{\text{AS}}$ Setup Time (in Multiplexed Mode)	10			ns	
t7	Valid $\overline{\text{DS}}$ to Address Hold Time (in Non-Multiplexed Mode) Valid $\overline{\text{AS}}$ to Address Hold Time (in Multiplexed Mode)	10			ns	
t8	Valid Data to Inactive DS Setup Time	5			ns	
t9	Inactive DS to Data Hold Time	10			ns	
t10	Active DS to Active ACK Delay Time	30		85	ns	
t11	Inactive DS to Inactive ACK Delay Time	10		15	ns	
t12	Active $\overline{AS}$ to Active $\overline{DS}$ (in Multiplexed Mode)	0			ns	
t13	Inactive DS to Inactive AS Hold Time (in Multiplexed Mode)	15			ns	
Note 1: th	e t1 can be 15ns when the $\overline{ACK}$ signal is not used.					









## SERIAL HOST INTERFACE TIMING CHARACTERISTICS

Symbol	Parameter	Min	Тур	Max	Unit	Comments
t1	SCLK High Time	25			ns	
t2	SCLK Low Time	25			ns	
t3	Active CS to SCLK Setup Time	10			ns	
t4	Last SCLK Hold Time to Inactive CS Time	50			ns	
t5	CS Idle Time	50			ns	
t6	SDI to SCLK Setup Time	5			ns	
t7	SCLK to SDI Hold Time	5			ns	
t8	Rise/Fall Time (any pin)			100	ns	
t9	SCLK Rise and Fall Time			50	ns	
t10	SCLK to SDO Valid Delay Time			100	ns	
t11	SCLK Falling Edge to SDO tri-state Hold Time (CLKE = 0) CS Rising Edge to SDO tri-state Hold Time (CLKE = 1)		100		ns	




Figure - 35. Serial Interface Write Timing






Figure - 36. Serial Interface Read Timing with CLKE = 0





# JITTER TOLERANCE PERFORMANCE

## E1 JITTER TOLERANCE PERFORMANCE



# Figure - 38. E1 Jitter Tolerance Performance

Test condition: PRBS 2^15-1; Line code rule HDB3 is used.

## **T1 JITTER TOLERANCE PERFORMANCE**






Figure - 39. T1 Jitter Tolerance Performance

# JITTER TRANSFER PERFORMANCE


## E1 JITTER TRANSFER PERFORMANCE






Test condition: PRBS 2^15-1; Line code rule HDB3 is used.

## **T1 JITTER TRANSFER PERFORMANCE**





# **ORDERING INFORMATION**



# **Data Sheet Document History**

11/4/2001	pgs. 2, 3, 11, 19
11/20/2001	pgs. 5, 6, 12, 14, 18, 19, 27, 30, 36, 44, 45, 46, 58
11/28/2001	pgs. 5, 27, 30, 37
11/29/2001	pgs. 5, 12
12/5/2001	pgs. 9
12/24/2001	pgs.44, 45
1/5/2002	pgs. 23, 36
1/24/2002	pgs. 2, 3, 10, 16, 45, 46
2/21/2002	pgs. 15,19, 47
3/25/2002	pgs. 1, 2, 60
4/17/2002	pgs. 20
5/7/2002	pgs. 15, 51, 52, 55
8/27/2002	pgs. 23, 37
1/15/2003	pgs. 1, 61



\*To search for sales office near you, please click the sales button found on our home page or dial the 800# above and press 2. The IDT logo is a registered trademark of Integrated Device Technology, Inc.